NXP Semiconductors LM75AD,112
- Part No.:
- LM75AD,112
- Manufacturer:
- NXP Semiconductors
- Category:
- Analog and Digital Output
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
LM75AD,112.pdf
- Description:
- SENSOR DIGITAL -55C-125C 8SO
- Quantity:
- Payment:

- Shipping:

Inventory:2,621
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LM75AD,112 from NXP Semiconductors is a digital temperature sensor and thermal watchdog IC featuring an on-chip band gap sensor, 11-bit sigma-delta ADC, I²C-bus interface, open-drain OS output, and programmable overtemperature shutdown (80 °C default) and hysteresis (75 °C default). It operates from −55 °C to +125 °C with ±2 °C accuracy (−25 °C to +100 °C) and 0.125 °C resolution, used in system thermal management for embedded controllers and industrial equipment.
For engineers reviewing the LM75AD,112 datasheet, LM75AD,112 pinout, LM75AD,112 application, or LM75AD,112 equivalent, this page delivers verified technical context, exact pin functions, real-world use scenarios, validated alternatives, and supply support - all grounded in NXP's official LM75A product data sheet Rev. 04.
Technical Context
The LM75AD,112 implements a band gap temperature sensor paired with an 11-bit sigma-delta A-to-D converter, delivering 0.125 °C resolution via 2's complement 11-bit temperature data stored in the Temp register. Its I²C-bus interface supports up to eight devices on one bus using three address pins (A2–A0), with configurable slave address '1001' + A2A1A0.
It features dual-mode thermal detection: OS comparator mode (thermostat behavior: active above Tos, reset below Thyst) and OS interrupt mode (latched until register read), both with programmable fault queue (1/2/4/6 consecutive faults) and polarity (active HIGH/LOW). Power-up defaults include normal mode, Tos = 80 °C, Thyst = 75 °C, OS active LOW, and OS comparator mode.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Temperature Range | −55 °C to +125 °C - supports operation in harsh industrial and automotive-adjacent environments. |
| Accuracy | ±2 °C (−25 °C to +100 °C); ±3 °C (−55 °C to +125 °C) - enables reliable thermal monitoring without external calibration. |
| Resolution | 0.125 °C - derived from 11-bit 2's complement Temp register, critical for detecting fine thermal drift. |
| Supply Voltage | 2.8 V to 5.5 V - compatible with 3.3 V and 5 V logic systems without level-shifting. |
| Shutdown Current | 3.5 µA - minimizes power in battery-backed or energy-sensitive applications. |
| I²C Address Pins | 3 (A2, A1, A0) - allows up to eight LM75AD,112 devices on a single bus without conflict. |
| Conversion Time | 100 ms per sample in normal mode - provides deterministic update timing for thermal control loops. |
Pinout & Package
LM75AD,112 is supplied in an SO8 package (SOT96-1), 3.9 mm body width, plastic small outline format.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: SDA | I²C bidirectional data line | Open-drain; requires external pull-up; carries register read/write data and ACK/NACK signals. |
| 2: SCL | I²C clock input | Input only; synchronizes all bus transactions; must be pulled high externally. |
| 3: OS | Overtemperature shutdown output | Open-drain thermal alert; active per configured mode/polarity; sinks up to 10 mA. |
| 4: GND | Ground reference | System ground connection; required for accurate temperature sensing and noise immunity. |
| 5: A2 | I²C address bit 2 | Logic input (0 = GND, 1 = VCC); sets MSB of 3-bit device address. |
| 6: A1 | I²C address bit 1 | Logic input; sets middle bit of 3-bit device address. |
| 7: A0 | I²C address bit 0 | Logic input; sets LSB of 3-bit device address. |
| 8: VCC | Power supply | 2.8–5.5 V input; powers internal band gap sensor, ADC, and logic; decoupling capacitor required. |
Key Features
| Feature | Design Value |
|---|---|
| Pin-compatible upgrade to LM75 | Maintains identical SO8 footprint and I²C protocol while improving resolution from 0.5 °C to 0.125 °C. |
| Programmable thermal thresholds | Tos and Thyst registers store 9-bit 2's complement values (0.5 °C resolution), enabling custom trip points across full temperature range. |
| Dual OS operating modes | Configurable comparator (self-resetting thermostat) or interrupt (latched until register read) behavior via Conf register bit B1. |
| Configurable fault tolerance | Fault queue (1/2/4/6 consecutive trips) prevents false triggering from transient noise during thermal monitoring. |
| Low-power shutdown | 3.5 µA quiescent current in shutdown mode preserves battery life while retaining I²C accessibility for wake-up configuration. |
Applications
| Server Thermal Monitoring | Industrial PLC Temperature Guard |
|---|---|
Use Scenario: Real-time CPU/die temperature tracking in rack-mounted servers to trigger fan speed ramp-up or graceful shutdown before thermal throttling. IC Role / Device Role / Timing Role: Primary temperature sensor feeding thermal management firmware; OS output directly drives fan controller enable lines with 100 ms update latency. Use Value: 0.125 °C resolution detects early-stage thermal runaway; programmable Tos/Thyst avoids nuisance trips during transient load spikes. | Use Scenario: Overtemperature protection for motor drive modules inside programmable logic controllers deployed in factory automation cabinets. IC Role / Device Role / Timing Role: Standalone thermal watchdog; OS output wired to safety relay input to cut power if ambient cabinet temperature exceeds 85 °C. Use Value: Preconfigured 80 °C/75 °C defaults allow immediate deployment; open-drain OS interfaces directly with 24 V relay coils via pull-up. |
| Embedded Edge Gateway Thermal Control | Medical Diagnostic Equipment Ambient Sensing |
Use Scenario: Monitoring heat buildup in sealed edge AI gateways processing video analytics at the network edge, where airflow is restricted. IC Role / Device Role / Timing Role: Local temperature node on I²C bus; reports ambient temp to host MCU every 500 ms; OS triggers emergency low-power mode if >70 °C sustained. Use Value: 3.5 µA shutdown current extends backup battery runtime; 8-device I²C addressing supports multi-sensor thermal mapping. | Use Scenario: Ensuring stable operating temperature for precision analog front-ends in portable ultrasound or ECG devices during clinical use. IC Role / Device Role / Timing Role: Calibration-reference sensor; measures enclosure temperature to compensate ADC offset drift in signal chain. Use Value: ±2 °C accuracy over −25 °C to +100 °C meets medical-grade thermal stability requirements; SO8 package fits tight PCB layouts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital temperature sensor and thermal watchdog applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STLM75DT | Same 8-pin SO package, I²C interface, and −55 °C to +125 °C range; but 0.5 °C resolution (9-bit), ±3 °C accuracy over full range, and no programmable fault queue. | Lacks fine-resolution thermal drift detection; suitable only where 0.5 °C step changes suffice and noise immunity is less critical. | Select STLM75DT only when cost sensitivity outweighs need for 0.125 °C resolution and robust fault filtering. |
| MAX31820MUA+ | 1-Wire interface (not I²C), 12-bit resolution (0.0625 °C), ±0.5 °C accuracy, integrated 10-bit ADC; requires parasitic power option or separate VDD. | Enables daisy-chained topology with fewer traces, but adds 1-Wire driver complexity and lacks native OS output for direct hardware shutdown. | Choose MAX31820MUA+ only when board space is extremely constrained and 1-Wire infrastructure already exists. |
Compared with STLM75DT and MAX31820MUA+, the LM75AD,112 uniquely combines I²C compatibility, 0.125 °C resolution, programmable fault queue, and dedicated open-drain OS output - making it optimal for deterministic, hardware-assisted thermal shutdown in industrial and embedded systems.
Availability
LM75AD,112 is available at Aetrix Electronics and suitable for server thermal management, industrial PLC protection, and embedded edge gateway designs requiring stable component supply, long-term lifecycle assurance, and guaranteed traceability.
Supply support for LM75AD,112 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT applications.
The LM75A family - including LM75AD,112 - was designed as a drop-in upgrade to the industry-standard LM75, delivering enhanced resolution and extended specification coverage across 2.8–5.5 V supplies for thermal monitoring in space-constrained, noise-prone industrial systems.
FAQ
What is the default power-up configuration of the LM75AD,112?
At power-up, the LM75AD,112 initializes in normal operation mode, OS comparator mode, Tos = 80 °C, Thyst = 75 °C, OS active LOW, and fault queue = 1. The pointer register defaults to 0, selecting the Temp register for immediate read access without sending a pointer byte. This allows the LM75AD,112 to function as a ready-to-use thermostat upon power application.
How does the LM75AD,112 achieve 0.125 °C temperature resolution?
The LM75AD,112 achieves 0.125 °C resolution through its 11-bit sigma-delta A-to-D converter, which outputs temperature data in 2's complement format stored in the Temp register. Only the 11 most significant bits are valid; the 5 least significant bits of the LSByte are zero and ignored. This resolution is confirmed in Table 9 and Section 7.4.3 of the NXP LM75A datasheet, and is intrinsic to the LM75AD,112's architecture - not dependent on external components or firmware interpolation.
Can the LM75AD,112 operate with a 3.3 V supply?
Yes, the LM75AD,112 operates reliably across 2.8 V to 5.5 V, including standard 3.3 V logic rails. Its VIH (HIGH-level input voltage) minimum is 0.7 × VCC, and VOL (LOW-level output voltage) remains ≤0.4 V at 3 mA sink - ensuring clean interfacing with 3.3 V microcontrollers and I²C peripherals. All electrical characteristics in Table 17 are specified across this full voltage range, confirming robust 3.3 V operation for the LM75AD,112.
What is the function of the OS output on the LM75AD,112?
OS is an open-drain overtemperature shutdown output that becomes active when measured temperature exceeds the programmed Tos threshold (and remains active per fault queue and OS mode). In comparator mode, it resets automatically when temperature falls below Thyst; in interrupt mode, it latches until any register is read. The LM75AD,112's OS pin drives cooling fans, safety relays, or MCU interrupt lines directly - eliminating need for external comparators or GPIO polling.
Is the LM75AD,112 pin-compatible with the original LM75?
Yes, the LM75AD,112 is explicitly designed as a pin-for-pin replacement for the industry-standard LM75, sharing identical SO8 (SOT96-1) packaging, pinout, and I²C protocol. Per Section 2 of the NXP datasheet, it offers improved 0.125 °C resolution and unified 2.8–5.5 V operation - meaning existing LM75 footprints and firmware require no modification to adopt the LM75AD,112.
LM75AD,112 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Sensor Type:
- Digital, Local
- Sensing Temperature - Local:
- -55°C ~ 125°C
- Sensing Temperature - Remote:
- -
- Output Type:
- I2C
- Voltage - Supply:
- 2.8V ~ 5.5V
- Resolution:
- 11 b
- Features:
- Output Switch, Programmable Limit, Programmable Resolution, Shutdown Mode
- Accuracy - Highest (Lowest):
- ±2°C (±3°C)
- Test Condition:
- -25°C ~ 100°C (-55°C ~ 125°C)
- Operating Temperature:
- -55°C ~ 125°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 8-SO
LM75AD,112 FAQ
1.How can I place an order for LM75AD,112 through Aetrix?
Please submit a Request for Quotation (RFQ) for LM75AD,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LM75AD,112 reliable?
The price and inventory of LM75AD,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LM75AD,112 is usually 5 days.
3.What payment methods are accepted for LM75AD,112?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LM75AD,112 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LM75AD,112?
LM75AD,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LM75AD,112 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LM75AD,112?
For technical support, including LM75AD,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LM75AD,112 requirements.
6.How does Aetrix verify that LM75AD,112 is sourced from the original manufacturer or authorized distributors?
All LM75AD,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LM75AD,112 meets industry standards.
7.What is the process for return or replacement of LM75AD,112?
All LM75AD,112 units undergo pre-shipment inspection (PSI). If there is an issue with LM75AD,112, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LM75AD,112 part is unused and in its original packaging.
Return procedure for LM75AD,112:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LM75AD,112 Tags

-
MCP9700T-E/TT
Microchip Technology

-
MCP9700T-E/LT
Microchip Technology

-
MCP9701T-E/TT
Microchip Technology

-
MCP9701T-E/LT
Microchip Technology

-
TMP235A4DBZR
Texas Instruments

-
MCP9700AT-E/TT
Microchip Technology

-
MCP9700AT-E/LT
Microchip Technology

-
MCP9701AT-E/LT
Microchip Technology

-
MCP9701AT-E/TT
Microchip Technology
,TO-226_straightlead.jpg)
-
LM335Z
STMicroelectronics
-
TMP1075NDRLR
Texas Instruments
-
TMP1075DGKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

