Texas Instruments LM75AIMM/NOPB
- Part No.:
- LM75AIMM/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Analog and Digital Output
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
LM75AIMM/NOPB.pdf
- Description:
- SENSOR DIGITAL -55C-125C 8VSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,049
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LM75AIMM/NOPB from Texas Instruments is a digital temperature sensor IC with integrated sigma-delta ADC and I²C interface, delivering 9-bit temperature readings with ±2°C accuracy from –25°C to 100°C and ±3°C over –55°C to 125°C. It operates from 2.7 V to 5.5 V, features programmable overtemperature shutdown (O.S.) with hysteresis and fault queue, and supports up to eight devices on one I²C bus - used in PC thermal monitoring, base station environmental control, and embedded system thermal watchdog applications.
For engineers reviewing the LM75AIMM/NOPB datasheet, LM75AIMM/NOPB pinout, LM75AIMM/NOPB application, or LM75AIMM/NOPB equivalent, key selection considerations include its 9-bit resolution, ±2°C accuracy range, open-drain O.S. output with programmable polarity and fault tolerance, I²C compatibility up to 400 kHz, and VSSOP-8 package footprint for space-constrained thermal sensing nodes.
Technical Context
The LM75AIMM/NOPB implements a silicon bandgap temperature sensor feeding a 9-bit sigma-delta ADC, with decimation filtering to produce stable digital output. Its internal register map includes read-only Temperature and Product ID registers, plus configurable TOS/THYST setpoint and Configuration registers controlling shutdown, comparator/interrupt mode, O.S. polarity, and fault queue depth (1–6 consecutive over-limit events).
It operates in two functional modes: Comparator mode (O.S. toggles between TOS and THYST thresholds) and Interrupt mode (O.S. remains asserted until cleared via I²C read). Power-up defaults include comparator mode, TOS = 80°C, THYST = 75°C, active-low O.S., and pointer register initialized to Temperature register - enabling immediate stand-alone thermostat operation without host intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 2.7 V to 5.5 V - compatible with 3.3 V and 5 V logic domains without level shifting. |
| Temperature Accuracy | ±2°C max from –25°C to 100°C - sufficient for system-level thermal management, not precision metrology. |
| Resolution | 9-bit (0.5°C LSB) - enables fine-grained threshold setting for fan control or shutdown decisions. |
| Quiescent Current | 280 μA typical operating / 4 μA typical shutdown - supports low-power thermal monitoring in battery-backed systems. |
| I²C Speed | Up to 400 kHz - compliant with Fast-mode I²C, allowing rapid polling in real-time thermal response loops. |
| O.S. Output Type | Open-drain with programmable polarity - requires external pullup; supports direct connection to MCU interrupt pins or discrete FET gates. |
| Fault Queue Depth | Configurable 1–6 consecutive over-limit conversions - suppresses false triggers in electrically noisy environments like motor drives or SMPS zones. |
Pinout & Package
VSSOP-8 package (3.00 mm × 3.00 mm), thermally enhanced for accurate die temperature measurement; pin-compatible with SOIC-8 variant but smaller footprint.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| +VS (Pin 8) | Positive supply input | Accepts 2.7–5.5 V; requires local 100 nF bypass capacitor for noise immunity during ADC conversion. |
| A0, A1, A2 (Pins 5–7) | I²C address inputs | Set 3 LSBs of 7-bit slave address (1001xxx); enable up to eight LM75AIMM/NOPB devices on same bus. |
| SCL (Pin 2) | I²C clock input | Asynchronous master-controlled clock; internal low-pass filter improves noise immunity on long traces. |
| SDA (Pin 1) | I²C bidirectional data line | Open-drain, requires external pullup; supports standard/fast-mode I²C protocol with timeout reset feature. |
| O.S. (Pin 3) | Overtemperature shutdown output | Open-drain interrupt output; polarity and activation behavior (comparator vs. interrupt mode) are software-configurable. |
| GND (Pin 4) | Power ground reference | Common return for supply and internal ADC; must be low-impedance path to minimize self-heating error. |
Key Features
| Feature | Design Value |
|---|---|
| Stand-alone thermostat operation | Power-up defaults (TOS=80°C, THYST=75°C, comparator mode) allow immediate use without I²C initialization. |
| Programmable fault queue | 1–6 consecutive over-limit readings required before O.S. assertion - prevents spurious shutdowns in EMI-heavy environments. |
| Two operational modes | Comparator mode (hysteresis-based toggle) and Interrupt mode (latched O.S. requiring I²C read to clear) suit different system architectures. |
| Bus fault timeout recovery | SDA held low >75 ms resets I²C state machine to IDLE - recovers from bus lockups without power cycle. |
| Shutdown mode current | 4 μA typical at 3 V - enables always-on thermal monitoring in energy-sensitive applications like IoT edge nodes. |
Applications
| PC Thermal Monitoring | Telecom Base Station |
|---|---|
|
Use Scenario: Real-time CPU/die temperature tracking in desktop and laptop motherboards to trigger dynamic frequency scaling or fan speed adjustment. IC Role / Device Role / Timing Role: Primary thermal sensor feeding SMBus/I²C host controller; provides 9-bit temperature data updated every 100–300 ms. Use Value: Enables precise thermal throttling within ±2°C accuracy across –25°C to 100°C ambient, preventing thermal runaway while maximizing performance. |
Use Scenario: Ambient and board-level temperature supervision in 4G/5G remote radio units and baseband processing cards. IC Role / Device Role / Timing Role: Standalone thermal watchdog using O.S. output to assert hardware reset or disable RF power amplifiers upon exceeding 80°C threshold. Use Value: Fault-queue-programmed O.S. avoids false trips from transient EMI, ensuring reliable protection across –40°C to +85°C industrial operating range. |
| Industrial PLC Controller | Network Switch Chassis |
|
Use Scenario: Cabinet temperature monitoring in programmable logic controllers to prevent overheating of FPGA, memory, and I/O modules. IC Role / Device Role / Timing Role: I²C-connected sensor node reporting to ARM Cortex-M host; configured in interrupt mode to wake MCU only on overtemperature event. Use Value: 4 μA shutdown current extends battery backup runtime; programmable THYST (e.g., 75°C) prevents oscillation near trip point during cooling cycles. |
Use Scenario: Hot-spot detection on high-density switch ASICs and power delivery circuits in enterprise Ethernet switches. IC Role / Device Role / Timing Role: Directly drives gate of N-channel MOSFET (e.g., NDP410A) via O.S. output to activate cooling fans without microcontroller involvement. Use Value: Open-drain O.S. supports 12 V fan supply; active-low default polarity matches common MCU interrupt inputs; VSSOP-8 footprint saves PCB area near heat sources. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital temperature sensor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STLM75CDT6 | Same 9-bit resolution and ±2°C accuracy, but 2.7–5.5 V supply and I²C interface; lacks fault queue programming (fixed 1-fault activation). | Less robust in noisy industrial settings where multiple false O.S. triggers must be suppressed. | Select when cost sensitivity outweighs need for configurable fault tolerance and system-level noise immunity is assured. |
| MAX31820MUA+ | 12-bit resolution (0.0625°C LSB), ±0.5°C accuracy, parasitic-power 1-Wire interface - no external supply needed, but slower communication and higher BOM cost. | Enables single-wire thermal sensing in ultra-dense layouts but requires 1-Wire host stack and longer conversion times (100–750 ms). | Choose for distributed sensor networks where wiring count reduction justifies added firmware complexity and accuracy requirements exceed ±2°C. |
Compared with STLM75CDT6 and MAX31820MUA+, the LM75AIMM/NOPB uniquely balances I²C simplicity, programmable fault resilience, and VSSOP-8 compactness - making it optimal for cost-sensitive, noise-prone embedded thermal watchdogs needing deterministic response without microcontroller overhead.
Availability
LM75AIMM/NOPB is available at Aetrix Electronics and suitable for PC thermal monitoring, telecom base station environmental control, and industrial PLC cabinet temperature supervision requiring stable component supply and long-term production continuity.
Supply support for LM75AIMM/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with decades of expertise in precision sensing and industrial-grade IC design.
The LM75AIMM/NOPB belongs to TI's precision analog temperature sensor product line, engineered specifically for reliable thermal management in computing, communications, and industrial equipment where robustness, ease of integration, and I²C compatibility are critical.
FAQ
What is the default power-up behavior of the LM75AIMM/NOPB?
At power-up, the LM75AIMM/NOPB initializes to comparator mode with TOS = 80°C, THYST = 75°C, O.S. active low, and pointer register pointing to the Temperature register. This allows immediate stand-alone thermostat operation without I²C configuration - ideal for fail-safe thermal protection in systems where host firmware may not initialize promptly.
Does the LM75AIMM/NOPB require external components for basic operation?
No external components are required for core functionality: the LM75AIMM/NOPB operates as a complete digital temperature sensor with integrated ADC and I²C interface. However, TI recommends a 100 nF bypass capacitor on +VS and 10 kΩ pullup resistors on SCL/SDA lines for noise immunity and reliable bus operation - especially in electrically noisy environments.
How does the fault queue feature improve reliability in the LM75AIMM/NOPB?
The LM75AIMM/NOPB's programmable fault queue (1–6 consecutive over-limit readings) prevents false O.S. assertions caused by transient noise or short thermal spikes. For example, setting D3–D4 = 11 configures six faults before activation - essential in motor drive or switching power supply applications where EMI could otherwise cause unnecessary system shutdowns.
Can the LM75AIMM/NOPB operate without an I²C host controller?
Yes - the LM75AIMM/NOPB supports fully autonomous operation using its default power-up configuration. With A0–A2 grounded or tied to +VS for address setting and O.S. connected to a fan driver or reset circuit, it functions as a hardware thermal watchdog independent of software, making it suitable for safety-critical or boot-time protection scenarios.
What is the maximum I²C bus speed supported by the LM75AIMM/NOPB?
The LM75AIMM/NOPB supports I²C Fast-mode operation up to 400 kHz, as verified in its digital switching characteristics table. This enables rapid polling intervals (e.g., sub-10 ms between reads) for time-sensitive thermal response loops, while maintaining compatibility with standard microcontroller I²C peripherals without custom timing adjustments.
LM75AIMM/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Sensor Type:
- Digital, Local
- Sensing Temperature - Local:
- -55°C ~ 125°C
- Sensing Temperature - Remote:
- -
- Output Type:
- I2C
- Voltage - Supply:
- 2.7V ~ 5.5V
- Resolution:
- 9 b
- Features:
- Output Switch, Programmable Limit
- Accuracy - Highest (Lowest):
- ±2°C (±3°C)
- Test Condition:
- -25°C ~ 100°C (-55°C ~ 125°C)
- Operating Temperature:
- -55°C ~ 125°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 8-VSSOP
LM75AIMM/NOPB FAQ
1.How can I place an order for LM75AIMM/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for LM75AIMM/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LM75AIMM/NOPB reliable?
The price and inventory of LM75AIMM/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LM75AIMM/NOPB is usually 5 days.
3.What payment methods are accepted for LM75AIMM/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LM75AIMM/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LM75AIMM/NOPB?
LM75AIMM/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LM75AIMM/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LM75AIMM/NOPB?
For technical support, including LM75AIMM/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LM75AIMM/NOPB requirements.
6.How does Aetrix verify that LM75AIMM/NOPB is sourced from the original manufacturer or authorized distributors?
All LM75AIMM/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LM75AIMM/NOPB meets industry standards.
7.What is the process for return or replacement of LM75AIMM/NOPB?
All LM75AIMM/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LM75AIMM/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LM75AIMM/NOPB part is unused and in its original packaging.
Return procedure for LM75AIMM/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LM75AIMM/NOPB Tags

-
MCP9700T-E/TT
Microchip Technology

-
MCP9700T-E/LT
Microchip Technology

-
MCP9701T-E/TT
Microchip Technology

-
MCP9701T-E/LT
Microchip Technology

-
TMP235A4DBZR
Texas Instruments

-
MCP9700AT-E/TT
Microchip Technology

-
MCP9700AT-E/LT
Microchip Technology

-
MCP9701AT-E/LT
Microchip Technology

-
MCP9701AT-E/TT
Microchip Technology
,TO-226_straightlead.jpg)
-
LM335Z
STMicroelectronics
-
TMP1075NDRLR
Texas Instruments
-
TMP1075DGKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
