NXP Semiconductors LM75BDP,118
- Part No.:
- LM75BDP,118
- Manufacturer:
- NXP Semiconductors
- Category:
- Analog and Digital Output
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
LM75BDP,118.pdf
- Description:
- SENSOR DIGITAL -55C-125C 8TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:29,400
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LM75BDP,118 from NXP Semiconductors is a digital temperature sensor and thermal watchdog IC featuring an on-chip band gap sensor, 11-bit sigma-delta ADC, I²C interface, open-drain OS output, and programmable overtemperature shutdown (80 °C default) and hysteresis (75 °C default). It operates from −55 °C to +125 °C with ±2 °C accuracy from −25 °C to +100 °C and delivers 0.125 °C resolution - enabling precise thermal drift monitoring in embedded systems.
For engineers reviewing the LM75BDP,118 datasheet, LM75BDP,118 pinout, LM75BDP,118 application, or LM75BDP,118 equivalent, key selection considerations include its TSSOP8 package, I²C address configurability via A0–A2 pins, OS comparator/interrupt mode selection, fault queue programming (1/2/4/6), and shutdown current of 1.0 µA - all critical for thermal management in space-constrained industrial and computing platforms.
Technical Context
The LM75BDP,118 implements a dedicated sigma-delta A-to-D converter core synchronized to a 100 ms conversion period, with only ~10 ms active conversion time per cycle to minimize self-heating and power dissipation. Its I²C interface supports up to 400 kHz operation and includes bus fault timeout (≥50 Hz minimum) to prevent lockup.
Thermal monitoring logic compares the 11-bit Temp register (0.125 °C resolution) against 9-bit Tos and Thyst registers (0.5 °C resolution) using only the 9 MSBs of Temp data. OS output behavior is determined by Conf register bits B1 (comparator vs. interrupt mode), B2 (active HIGH/LOW polarity), and B3–B4 (fault queue depth), with power-up defaults fully defined in hardware.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Temperature Range | −55 °C to +125 °C - supports operation in harsh industrial and automotive-adjacent environments. |
| Accuracy | ±2 °C (−25 °C to +100 °C); ±3 °C (−55 °C to +125 °C) - enables reliable thermal threshold enforcement without calibration. |
| Resolution | 0.125 °C (11-bit two's complement Temp register) - sufficient to detect sub-degree thermal drift in precision analog or clock subsystems. |
| Supply Voltage | 2.8 V to 5.5 V - compatible with 3.3 V and 5 V logic domains without level-shifting. |
| Shutdown Current | 1.0 µA - allows continuous I²C accessibility while minimizing system standby power. |
| I²C Speed | Up to 400 kHz - supports fast polling in real-time thermal control loops. |
| OS Output Type | Open-drain - permits wired-OR configuration with multiple thermal sensors or direct connection to MCU GPIO with external pull-up. |
Pinout & Package
TSSOP8 package (SOT505-1), 3 mm × 3 mm body, 0.65 mm pitch, 8-lead plastic thin shrink small outline.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - SDA | I²C bidirectional data line | Open-drain; requires external pull-up; supports multi-master arbitration and clock stretching. |
| 2 - VCC | Positive supply input | Accepts 2.8 V–5.5 V; decoupling capacitor recommended near pin for noise immunity. |
| 3 - SCL | I²C serial clock input | Input-only; rising edge triggers data sampling; tolerant of bus glitches due to internal filtering. |
| 4 - A0 | LSB device address input | Logic 0 = GND, Logic 1 = VCC; sets bit 0 of 7-bit slave address (1001xxx). |
| 5 - OS | Overtemperature shutdown output | Open-drain; asserts when Temp > Tos (comparator mode) or after fault queue threshold met (interrupt mode). |
| 6 - A1 | Address bit 1 | Configures bit 1 of slave address; enables up to eight LM75BDP,118 devices on one I²C bus. |
| 7 - GND | Ground reference | Must be connected to system ground plane; serves as return path for OS sink current. |
| 8 - A2 | MSB address bit | Configures bit 2 of slave address; completes 3-bit user-defined portion of I²C address. |
Key Features
| Feature | Design Value |
|---|---|
| Pin-compatible upgrade | Direct replacement for LM75/LM75A with identical pinout and register map - no PCB changes required. |
| Programmable fault queue | 1/2/4/6 consecutive overtemperature events before OS assertion - suppresses false triggers from transient spikes. |
| Stand-alone thermostat | Powers up in normal mode with Tos = 80 °C / Thyst = 75 °C - functions immediately without host initialization. |
| Two OS operating modes | Comparator mode (self-resetting) or interrupt mode (latched until register read) - selectable via Conf register bit B1. |
| ESD robustness | 4500 V HBM / 1000 V CDM - withstands handling and board-level ESD events in manufacturing and field use. |
Applications
| Server CPU Thermal Monitoring | Industrial PLC Cabinet Protection |
|---|---|
Use Scenario: Real-time die temperature tracking of x86 or ARM processors in 1U rack servers, triggering fan speed ramp-up or throttling when thresholds are exceeded. IC Role / Device Role / Timing Role: Primary temperature sensor feeding thermal management firmware; OS output directly drives fan controller enable lines. Use Value: 0.125 °C resolution enables fine-grained thermal policy decisions; 1.0 µA shutdown current preserves battery-backed health monitoring during server sleep states. | Use Scenario: Ambient temperature supervision inside sealed industrial control cabinets housing motor drives and I/O modules, preventing thermal derating or shutdown. IC Role / Device Role / Timing Role: Standalone thermal watchdog; OS output latched in interrupt mode triggers cabinet ventilation or process alarm via PLC input. Use Value: Predefined 80 °C/75 °C setpoints allow immediate deployment without host software configuration; TSSOP8 footprint fits dense backplane layouts. |
| Embedded Network Switch Thermal Safety | Medical Diagnostic Equipment Calibration Stability |
Use Scenario: Monitoring ASIC junction temperature in Layer 3 switches, initiating graceful traffic rerouting before thermal throttling impacts packet latency. IC Role / Device Role / Timing Role: Secondary thermal sensor adjacent to switch fabric; I²C reads synchronized with system telemetry polling at 100 ms intervals. Use Value: 100 ms conversion period aligns with standard SNMP polling cycles; bus fault timeout prevents I²C hang during transient EMI events. | Use Scenario: Long-term drift compensation for high-precision analog front-ends in ultrasound or MRI signal chains, where temperature-induced offset must remain <0.5 °C. IC Role / Device Role / Timing Role: Reference-grade ambient sensor co-located with ADC reference voltage source; Temp register polled continuously during calibration routines. Use Value: ±2 °C accuracy over −25 °C to +100 °C ensures calibration validity across clinical operating ranges; 11-bit resolution captures microthermal gradients affecting gain stability. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital temperature sensor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LM75BD,118 | SO8 package (SOT96-1); same electrical specs, timing, and register map; 3.9 mm body width vs. TSSOP8's 3.0 mm. | Better suited for through-hole prototyping or legacy SO8 footprints; higher thermal mass may slightly delay response vs. TSSOP8. | Select when board layout uses SO8 land pattern or requires higher mechanical robustness in vibration-prone environments. |
| STTS751DT | 3.3 V only; 12-bit resolution (0.0625 °C); integrated 2.5 V reference; different I²C address (1001000b fixed). | Higher resolution enables tighter thermal control loops but lacks dual-mode OS output and programmable fault queue. | Choose when ultra-fine resolution is prioritized over configurability and standalone thermostat capability. |
Compared with LM75BD,118, the LM75BDP,118 offers identical functionality in a 25% smaller TSSOP8 package ideal for space-constrained designs, while STTS751DT trades OS flexibility and wide supply range for enhanced resolution and integrated reference - making LM75BDP,118 optimal for drop-in upgrades and thermally critical industrial deployments.
Availability
LM75BDP,118 is available at Aetrix Electronics and suitable for industrial controllers, personal computers, and electronics equipment requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for LM75BDP,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT applications.
The LM75B product line was designed as a drop-in digital thermal watchdog for legacy LM75-based systems, emphasizing pin compatibility, extended temperature operation, and simplified I²C thermal management without host processor overhead.
FAQ
What is the default power-up configuration of the LM75BDP,118?
At power-up, the LM75BDP,118 initializes in normal operation mode with OS comparator mode enabled, Tos = 80 °C, Thyst = 75 °C, OS active LOW, and fault queue = 1. The pointer register defaults to 00b, selecting the Temp register for immediate read access - though the first reading is invalid and must be discarded.
How does the LM75BDP,118 handle I²C bus faults?
The LM75BDP,118 incorporates bus fault timeout logic that releases the SDA line if held LOW for ≥50 ms (guaranteed), resetting the interface to idle state and awaiting a new START condition. This prevents bus lockup during communication errors, ensuring system-level I²C reliability without host intervention.
Can the LM75BDP,118 operate with a 3.3 V supply?
Yes, the LM75BDP,118 operates across 2.8 V to 5.5 V, making it fully compatible with standard 3.3 V logic systems. Its I²C interface meets SMBus 2.0 specifications, and the open-drain SDA/SCL outputs interface cleanly with 3.3 V pull-ups without level translation.
What is the significance of the 11-bit temperature register in the LM75BDP,118?
The 11-bit two's complement Temp register in the LM75BDP,118 provides 0.125 °C resolution, enabling detection of minute thermal changes critical for drift compensation and runaway prevention. Only the 11 MSBs of the two-byte read are valid; the 5 LSBs of the LSByte are zero-padded and must be ignored in software parsing.
Does the LM75BDP,118 require external components for basic operation?
Yes - the LM75BDP,118 requires external 4.7 kΩ to 10 kΩ pull-up resistors on SDA and SCL lines for I²C compliance, and a 100 nF ceramic decoupling capacitor between VCC and GND placed near the package. An external pull-up on OS (typically 10 kΩ to VCC) is also required to observe its open-drain output state.
LM75BDP,118 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Sensor Type:
- Digital, Local
- Sensing Temperature - Local:
- -55°C ~ 125°C
- Sensing Temperature - Remote:
- -
- Output Type:
- I2C
- Voltage - Supply:
- 2.8V ~ 5.5V
- Resolution:
- 11 b
- Features:
- Output Switch, Programmable Limit
- Accuracy - Highest (Lowest):
- ±2°C (±3°C)
- Test Condition:
- -25°C ~ 100°C (-55°C ~ 125°C)
- Operating Temperature:
- -55°C ~ 125°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 8-TSSOP
LM75BDP,118 FAQ
1.How can I place an order for LM75BDP,118 through Aetrix?
Please submit a Request for Quotation (RFQ) for LM75BDP,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LM75BDP,118 reliable?
The price and inventory of LM75BDP,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LM75BDP,118 is usually 5 days.
3.What payment methods are accepted for LM75BDP,118?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LM75BDP,118 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LM75BDP,118?
LM75BDP,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LM75BDP,118 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LM75BDP,118?
For technical support, including LM75BDP,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LM75BDP,118 requirements.
6.How does Aetrix verify that LM75BDP,118 is sourced from the original manufacturer or authorized distributors?
All LM75BDP,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LM75BDP,118 meets industry standards.
7.What is the process for return or replacement of LM75BDP,118?
All LM75BDP,118 units undergo pre-shipment inspection (PSI). If there is an issue with LM75BDP,118, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LM75BDP,118 part is unused and in its original packaging.
Return procedure for LM75BDP,118:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LM75BDP,118 Tags

-
MCP9700T-E/TT
Microchip Technology

-
MCP9700T-E/LT
Microchip Technology

-
MCP9701T-E/TT
Microchip Technology

-
MCP9701T-E/LT
Microchip Technology

-
TMP235A4DBZR
Texas Instruments

-
MCP9700AT-E/TT
Microchip Technology

-
MCP9700AT-E/LT
Microchip Technology

-
MCP9701AT-E/LT
Microchip Technology

-
MCP9701AT-E/TT
Microchip Technology
,TO-226_straightlead.jpg)
-
LM335Z
STMicroelectronics
-
TMP1075NDRLR
Texas Instruments
-
TMP1075DGKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

