Texas Instruments LM76CHMX-5/NOPB
- Part No.:
- LM76CHMX-5/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Analog and Digital Output
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
LM76CHMX-5/NOPB.pdf
- Description:
- SENSOR DIGITAL -20C-85C 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,985
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LM76CHMX-5/NOPB from Texas Instruments is a ±0.5°C accurate, 12-bit + sign digital temperature sensor with integrated thermal window comparator and I²C interface. It operates from 4.5V to 5.5V, delivers 0.0625°C resolution, and features dual open-drain outputs (INT and T_CRIT_A) for programmable over/under-temperature alerts and critical shutdown in PC thermal management systems.
For engineers reviewing the LM76CHMX-5/NOPB datasheet, LM76CHMX-5/NOPB pinout, LM76CHMX-5/NOPB application, or LM76CHMX-5/NOPB equivalent, key selection considerations include its ±0.5°C accuracy at 25°C, −20°C to +85°C specified operating range, 250 µA typical supply current, SOIC-8 package, and ACPI-compliant dual-threshold interrupt architecture.
Technical Context
The LM76CHMX-5/NOPB integrates a band-gap temperature sensor, 13-bit ADC, and digital comparator logic with user-programmable TLOW, THIGH, and T_CRIT thresholds. Its two-wire I²C slave interface uses hardwired "10010" MSBs plus A0/A1 pins for up to four device addresses on one bus.
It supports both Comparator and Event Interrupt modes via Configuration Register D1, provides 2°C default hysteresis, and includes a 4-fault queue to suppress noise-induced false triggers. Shutdown mode reduces quiescent current to 5 µA while retaining register accessibility.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Accuracy | ±0.5°C at 25°C; ±1.5°C over −20°C to +85°C - enables precise thermal throttling in PCs and embedded controllers |
| Resolution | 0.0625°C (13-bit two's complement) - supports fine-grained temperature monitoring for fan control algorithms |
| Supply Voltage | 4.5V to 5.5V - compatible with standard 5V system rails and legacy PC power domains |
| Supply Current | 250 µA typical, 450 µA max (active); 5 µA max (shutdown) - suitable for low-power thermal supervision without burdening supply |
| Temperature Range | −20°C to +85°C (specified); −55°C to +150°C (operating) - validated for industrial-grade motherboard and power supply environments |
| I²C Address | 7-bit slave address with A0/A1 pins - allows up to four LM76CHMX-5/NOPB devices on a single bus without address conflict |
| Output Type | Two independent open-drain outputs (INT, T_CRIT_A) - permits hardware-level critical shutdown independent of host processor state |
Pinout & Package
LM76CHMX-5/NOPB is housed in an 8-pin SOIC package (Package Number D), with exposed pad not present. Pin functions are electrically validated per TI SNIS109E Rev. E.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SDA | I²C bidirectional data line | Open-drain CMOS output requiring external pull-up; interfaces directly with microcontroller I²C peripherals |
| SCL | I²C clock input | CMOS-level input synchronized to host controller clock; no internal oscillator required |
| T_CRIT_A | Critical temperature alarm output | Open-drain, active-low by default; drives hardware shutdown circuitry independently of software state |
| GND | Power supply ground | Reference node for analog sensing and digital logic; must be low-impedance for accuracy |
| INT | Programmable interrupt output | Open-drain, configurable as comparator or event mode; signals window violation to host interrupt controller |
| A0, A1 | Address select inputs | TTL-compatible inputs (0 = GND, 1 = +VS); set LSBs of I²C address to support multi-sensor configurations |
| +VS | Positive supply voltage | Accepts 4.5V–5.5V DC; powers analog sensor core and digital interface; decoupling capacitor required |
Key Features
| Feature | Design Value |
|---|---|
| Dual-threshold thermal comparator | Independent TLOW/THIGH window and T_CRIT critical limit enable layered thermal response - e.g., fan ramp at THIGH, graceful OS shutdown at T_CRIT |
| Configurable interrupt modes | Comparator mode resets INT on read; Event mode latches first threshold crossing - simplifies ACPI-compliant thermal event handling in BIOS/firmware |
| 4-fault queue | Requires four consecutive out-of-window readings before asserting INT/T_CRIT_A - eliminates false triggers in electrically noisy PC chassis environments |
| Shutdown mode | Reduces current to ≤5 µA while preserving register contents - ideal for battery-backed thermal monitoring during system sleep states |
| Default power-up configuration | TLOW = 10°C, THIGH = 64°C, T_CRIT = 80°C, THYST = 2°C - provides functional thermal protection immediately after power-on without host initialization |
Applications
| Personal Computer Thermal Management | Industrial Power Supply Monitoring |
|---|---|
Use Scenario: Real-time CPU/die temperature tracking and dynamic fan speed control in desktop and server motherboards. IC Role / Device Role / Timing Role: Primary temperature sensor feeding ACPI-compliant thermal policy engine; INT output triggers OS-level thermal mitigation routines. Use Value: Enables precise 0.0625°C resolution feedback for closed-loop fan control, reducing acoustic noise while maintaining safe junction temperatures. | Use Scenario: Overtemperature detection and forced shutdown of AC-DC and DC-DC converters in industrial power modules. IC Role / Device Role / Timing Role: Standalone thermal watchdog; T_CRIT_A output directly disables PWM controller or gate driver upon exceeding safe operating temperature. Use Value: Hardware-level shutdown path ensures system safety even if main controller fails or locks up - critical for UL/IEC 62368-1 compliance. |
| Office Equipment Thermal Protection | Medical Diagnostic Instrument Calibration |
Use Scenario: Temperature stabilization and overheat prevention in laser printers, copiers, and multifunction peripherals. IC Role / Device Role / Timing Role: Local sensor adjacent to fuser assembly; INT output signals thermal fault to system MCU for immediate duty-cycle reduction or shutdown. Use Value: ±0.5°C accuracy at 25°C ensures reliable detection of fuser overheating before paper jams or component damage occurs. | Use Scenario: Reference temperature monitoring during calibration cycles of portable ultrasound or blood analyzers. IC Role / Device Role / Timing Role: High-stability local reference sensor; 12-bit + sign output feeds compensation algorithm in firmware to correct thermal drift of analog front-end components. Use Value: 0.0625°C resolution and −20°C to +85°C range support traceable calibration across clinical ambient conditions without external reference equipment. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital temperature sensor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LM75BIMM-5/NOPB | ±2°C accuracy over −25°C to +100°C; 9-bit resolution; no T_CRIT_A output; same SOIC-8 package | Lacks critical temperature alarm output and window hysteresis control - requires host MCU to implement dual-threshold logic | Select when cost sensitivity outweighs need for hardware-level critical shutdown and higher accuracy is not required. |
| MAX31820MUA+ | ±0.5°C accuracy; 1-Wire interface; 12-bit resolution; TO-92 package; no dedicated T_CRIT output | Single-wire bus reduces PCB routing but lacks dual open-drain outputs - limits direct hardware shutdown capability | Select for space-constrained designs where 1-Wire simplifies interconnect and critical alarm can be handled in firmware. |
Compared with LM76CHMX-5/NOPB, LM75BIMM-5/NOPB offers lower cost but sacrifices accuracy, resolution, and autonomous critical alarm functionality; MAX31820MUA+ provides matching accuracy in a smaller package but replaces I²C with 1-Wire and removes hardware T_CRIT_A assertion - making LM76CHMX-5/NOPB uniquely suited for ACPI-compliant, dual-path thermal safety systems.
Availability
LM76CHMX-5/NOPB is available at Aetrix Electronics and suitable for personal computer thermal management, industrial power supply monitoring, and office equipment protection requiring stable component supply and long-term lifecycle support.
Supply support for LM76CHMX-5/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, delivering analog and embedded processing solutions for industrial, automotive, and communications markets since 1930.
The LM76CHMX-5/NOPB belongs to TI's precision analog temperature sensor product line, engineered specifically for ACPI-compliant thermal monitoring and hardware-based critical shutdown in computing and power systems.
FAQ
What is the accuracy specification of the LM76CHMX-5/NOPB across its full operating range?
The LM76CHMX-5/NOPB is specified for ±0.5°C accuracy at +25°C, ±1.5°C over its −20°C to +85°C specified temperature range, and ±1.0°C from +70°C to +100°C. These values are measured at VS = 5.0 V ±10% and reflect guaranteed limits per TI SNIS109E Rev. E. Accuracy degrades by only 0.08°C per ±1% supply variation, confirming tight voltage sensitivity for stable operation in 5V rail environments.
How does the LM76CHMX-5/NOPB support ACPI-compliant thermal management in PCs?
The LM76CHMX-5/NOPB supports ACPI compliance through its dual open-drain outputs: INT signals window violations (TLOW/THIGH) to the host processor for OS-level thermal policy execution, while T_CRIT_A asserts independently to trigger hardware-level power-down-bypassing software entirely. Its default power-up thresholds (TLOW=10°C, THIGH=64°C, T_CRIT=80°C) and configurable hysteresis align directly with ACPI thermal zone definitions and event reporting requirements.
Can multiple LM76CHMX-5/NOPB sensors share the same I²C bus, and how is addressing managed?
Yes, up to four LM76CHMX-5/NOPB sensors can operate on a single I²C bus. Addressing is controlled by the A0 and A1 pins: each pin accepts TTL logic levels (0 = GND, 1 = +VS), forming the two LSBs of a fixed 7-bit slave address "10010xx". This yields four unique addresses (0x48–0x4B), enabling simultaneous monitoring of multiple thermal zones without bus contention or software arbitration.
What is the function of the fault queue in the LM76CHMX-5/NOPB, and how is it enabled?
The fault queue in the LM76CHMX-5/NOPB requires four consecutive out-of-window temperature readings before asserting INT or T_CRIT_A, preventing false triggers from transient noise or measurement glitches. It is enabled by setting bit D4 (Fault Queue) high in the Configuration Register (address 0x01). The feature is inactive by default (bit = 0) and must be explicitly configured via I²C write to ensure robust operation in electrically noisy PC chassis or industrial enclosures.
Does the LM76CHMX-5/NOPB support shutdown mode, and what happens to its outputs during shutdown?
Yes, the LM76CHMX-5/NOPB supports shutdown mode via bit D0 in the Configuration Register. When activated, supply current drops to ≤5 µA typical, conversions halt, and both INT and T_CRIT_A outputs are reset (de-asserted). The I²C interface remains fully operational, allowing registers to be read or reconfigured without exiting shutdown - enabling ultra-low-power thermal supervision during system sleep states while preserving configuration integrity.
LM76CHMX-5/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Sensor Type:
- Digital, Local
- Sensing Temperature - Local:
- -20°C ~ 85°C
- Sensing Temperature - Remote:
- -
- Output Type:
- I2C
- Voltage - Supply:
- 4.5V ~ 5.5V
- Resolution:
- 12 b
- Features:
- Output Switch, Programmable Limit, Shutdown Mode
- Accuracy - Highest (Lowest):
- ±0.5°C (±1°C)
- Test Condition:
- 25°C (-10°C ~ 45°C)
- Operating Temperature:
- -20°C ~ 85°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 8-SOIC
LM76CHMX-5/NOPB FAQ
1.How can I place an order for LM76CHMX-5/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for LM76CHMX-5/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LM76CHMX-5/NOPB reliable?
The price and inventory of LM76CHMX-5/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LM76CHMX-5/NOPB is usually 5 days.
3.What payment methods are accepted for LM76CHMX-5/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LM76CHMX-5/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LM76CHMX-5/NOPB?
LM76CHMX-5/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LM76CHMX-5/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LM76CHMX-5/NOPB?
For technical support, including LM76CHMX-5/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LM76CHMX-5/NOPB requirements.
6.How does Aetrix verify that LM76CHMX-5/NOPB is sourced from the original manufacturer or authorized distributors?
All LM76CHMX-5/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LM76CHMX-5/NOPB meets industry standards.
7.What is the process for return or replacement of LM76CHMX-5/NOPB?
All LM76CHMX-5/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LM76CHMX-5/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LM76CHMX-5/NOPB part is unused and in its original packaging.
Return procedure for LM76CHMX-5/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LM76CHMX-5/NOPB Tags

-
MCP9700T-E/TT
Microchip Technology

-
MCP9700T-E/LT
Microchip Technology

-
MCP9701T-E/TT
Microchip Technology

-
MCP9701T-E/LT
Microchip Technology

-
TMP235A4DBZR
Texas Instruments

-
MCP9700AT-E/TT
Microchip Technology

-
MCP9700AT-E/LT
Microchip Technology

-
MCP9701AT-E/LT
Microchip Technology

-
MCP9701AT-E/TT
Microchip Technology
,TO-226_straightlead.jpg)
-
LM335Z
STMicroelectronics
-
TMP1075NDRLR
Texas Instruments
-
TMP1075DGKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

