Texas Instruments LM77CIMMX-5/NOPB
- Part No.:
- LM77CIMMX-5/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Analog and Digital Output
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
LM77CIMMX-5/NOPB.pdf
- Description:
- SENSOR DIGITAL -55C-125C 8VSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,075
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LM77CIMMX-5/NOPB from Texas Instruments is a 9-bit + sign digital temperature sensor and thermal window comparator with I²C interface, ±1.5°C accuracy from −10°C to +65°C, 3.0V–5.5V supply range, and dual open-drain outputs (INT and T_CRIT_A) for programmable over/under-temperature and critical shutdown detection in ACPI-compliant systems.
For engineers reviewing the LM77CIMMX-5/NOPB datasheet, LM77CIMMX-5/NOPB pinout, LM77CIMMX-5/NOPB application, or LM77CIMMX-5/NOPB equivalent, key selection criteria include its default thermal thresholds (TLOW=10°C, THIGH=64°C, T_CRIT=80°C), fault-queue support for noise immunity, shutdown mode (5 μA typ), and compatibility with multi-drop I²C buses up to four devices.
Technical Context
The LM77CIMMX-5/NOPB integrates a band-gap temperature sensor, 10-bit ADC, and digital comparator logic with user-programmable upper (THIGH), lower (TLOW), and critical (T_CRIT) trip points. Hysteresis (THYST) is configurable and applied asymmetrically-added to TLOW and subtracted from THIGH/T_CRIT-to prevent oscillation near thresholds.
It operates in two interrupt modes: Comparator Mode (output resets after each read and reasserts if condition persists) and Event Mode (output latches until next threshold crossing). The INT and T_CRIT_A outputs are independent open-drain signals, each supporting active-low or active-high polarity via configuration register bits.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 3.0 V to 5.5 V - supports direct connection to common system rails without LDO regulation. |
| Temperature Accuracy | ±1.5°C max (−10°C to +65°C) - meets tight thermal monitoring requirements for CPU and power stage protection. |
| Resolution | 0.5°C per LSB (9-bit + sign, two's complement) - enables precise thermal trending and small ΔT detection. |
| Conversion Time | 70–125 ms - defines minimum interval between valid temperature updates; host may read at any time, returning last result. |
| Shutdown Current | 5 μA typical - allows persistent thermal supervision during low-power system states without significant battery drain. |
| I²C Addressing | 7-bit slave address (10010xx) with A0/A1 pins - enables up to four LM77CIMMX-5/NOPB devices on one bus without address conflict. |
| Fault Queue Depth | 4 consecutive faults required to assert outputs - suppresses false alarms in electrically noisy environments like motor drives or SMPS. |
Pinout & Package
VSSOP-8 package (DGK0008A), 3.0 mm × 3.0 mm body, 0.65 mm pitch, exposed thermal pad (not electrically connected), RoHS-compliant, lead-free finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SDA | I²C bidirectional data line | Open-drain output; requires external pull-up; shares bus with other I²C peripherals. |
| SCL | I²C clock input | Asynchronous master-controlled timing signal; no internal clock generation. |
| T_CRIT_A | Critical temperature alarm output | Open-drain, dedicated hardware shutdown signal; asserts independently of INT and survives host lockup. |
| GND | Analog/digital ground reference | Single ground plane required; decoupling capacitor must be placed adjacent to +VS pin. |
| INT | Window comparator interrupt output | Open-drain; configurable as comparator or event mode; used for OS-level thermal management (ACPI). |
| +VS | Positive supply voltage input | Accepts 3.0–5.5 V; internal regulator not required; accuracy degrades ~1°C/V away from nominal voltage. |
| A0, A1 | I²C address select inputs | Digital inputs; tied high (+VS) or low (GND) to set two LSBs of 7-bit slave address (10010xx). |
Key Features
| Feature | Design Value |
|---|---|
| ACPI-compliant thermal monitoring | Preconfigured default thresholds (TLOW=10°C, THIGH=64°C, T_CRIT=80°C) and hysteresis (2°C) align directly with ACPI 2.0 thermal zone specifications. |
| Dual independent alarm outputs | Separate INT (window violation) and T_CRIT_A (critical shutdown) signals enable layered response: firmware intervention first, hardware cutoff second. |
| Configurable interrupt behavior | Comparator Mode (auto-reset on read) and Event Mode (edge-triggered latch) allow flexible integration with polling vs. interrupt-driven host architectures. |
| Programmable fault queue | 4-fault debounce prevents spurious interrupts in high-noise applications such as industrial motor controls or automotive ECUs. |
| Low-power shutdown mode | 5 μA quiescent current enables continuous thermal watch-dog operation during system sleep without compromising battery life. |
Applications
| Server CPU Thermal Throttling | Industrial PLC Cabinet Monitoring |
|---|---|
|
Use Scenario: Real-time die temperature tracking of multi-core x86 processors to trigger dynamic frequency scaling before thermal throttling occurs. IC Role / Device Role / Timing Role: Primary temperature sensor feeding ACPI _TMP object; provides 0.5°C resolution readings every 125 ms to OS power manager. Use Value: Prevents uncontrolled thermal runaway by enabling proactive clock gating before T_CRIT (80°C) is reached, preserving compute uptime and reliability. |
Use Scenario: Ambient temperature supervision inside sealed control cabinets housing programmable logic controllers and I/O modules. IC Role / Device Role / Timing Role: Standalone thermal watchdog; T_CRIT_A output wired directly to solid-state relay controlling cabinet fans and heaters. Use Value: Ensures safe operating envelope (−25°C to +70°C) without host processor involvement-critical during firmware update or communication failure. |
| Automotive Infotainment SoC Protection | HVAC Zone Temperature Sensing |
|
Use Scenario: Monitoring junction temperature of application processors in head-unit systems subject to wide ambient swings (−40°C to +85°C). IC Role / Device Role / Timing Role: Secondary thermal sensor co-located with SoC; INT output triggers Linux thermal framework to reduce GPU load when TLOW/THIGH window is breached. Use Value: Extends component lifetime by limiting sustained operation above 64°C while maintaining responsiveness below 10°C cold-start conditions. |
Use Scenario: Distributed temperature sensing across multiple HVAC duct zones using shared I²C bus with address-select pins. IC Role / Device Role / Timing Role: Local zone sensor node; four LM77CIMMX-5/NOPB units share one microcontroller I²C port via A0/A1 addressing. Use Value: Eliminates need for separate ADC channels or analog wiring; reduces BOM cost and board space versus discrete thermistor+ADC solutions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital temperature sensor and thermal window comparator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX31820MUA+ | 1-Wire interface (single-pin bus), ±0.5°C accuracy, no built-in window comparator logic - requires host firmware to implement TLOW/THIGH comparison. | Limited to point-sensor use; unsuitable for ACPI-compliant systems requiring hardware-interrupt-based thermal events. | Select when minimizing interconnect count is prioritized over autonomous window detection capability. |
| STTS751DT/R | I²C interface, ±1°C accuracy (−25°C to +100°C), integrated 12-bit ADC, but only single ALERT output - no dedicated critical alarm pin. | Requires host to poll status register for critical condition; lacks hardware T_CRIT_A output for fail-safe shutdown. | Choose where system-level software control suffices and dual-output hardware redundancy is not required. |
Compared with MAX31820MUA+ and STTS751DT/R, the LM77CIMMX-5/NOPB uniquely delivers both programmable window comparison and independent critical alarm signaling in hardware-enabling true fail-safe thermal protection without host dependency or bus protocol conversion.
Availability
LM77CIMMX-5/NOPB is available at Aetrix Electronics and suitable for server thermal management, industrial PLC cabinet monitoring, automotive infotainment SoC protection, and HVAC zone sensing requiring stable component supply and long-term manufacturability.
Supply support for LM77CIMMX-5/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, delivering analog and embedded processing solutions for industrial, automotive, personal electronics, and communications markets.
The LM77 product line was designed specifically for ACPI-compliant thermal monitoring in PCs and embedded systems, emphasizing autonomous window comparison, dual alarm outputs, and robust noise immunity via configurable fault queue.
FAQ
What is the default power-up behavior of the LM77CIMMX-5/NOPB?
At power-on, the LM77CIMMX-5/NOPB initializes with Comparator Interrupt Mode enabled, TLOW = 10°C, THIGH = 64°C, T_CRIT = 80°C, THYST = 2°C, INT and T_CRIT_A active-low, and pointer register set to the Temperature Register (000b). These defaults comply with ACPI thermal zone initialization requirements and require no initial configuration to begin basic monitoring.
How does the fault queue function in the LM77CIMMX-5/NOPB?
The LM77CIMMX-5/NOPB implements a 4-deep fault queue that requires four consecutive out-of-window temperature readings before asserting INT or T_CRIT_A. This feature is configured via bit D4 of the Configuration Register and significantly improves noise immunity in electrically harsh environments such as motor drives or switch-mode power supplies where transient spikes could otherwise cause false trips.
Can the LM77CIMMX-5/NOPB operate from a 3.3 V supply?
Yes, the LM77CIMMX-5/NOPB operates across 3.0 V to 5.5 V, including standard 3.3 V rails. Its electrical characteristics-including accuracy, conversion time, and I²C timing-are specified at both +5 V and +3.3 V. Accuracy degrades approximately 1°C per volt deviation from nominal supply, so at 3.3 V, expected error remains within ±1.5°C over −10°C to +65°C when calibrated at that voltage.
What is the purpose of the T_CRIT_A output on the LM77CIMMX-5/NOPB?
The T_CRIT_A output on the LM77CIMMX-5/NOPB is a dedicated open-drain hardware alarm signal that activates when temperature exceeds the programmable T_CRIT threshold (default 80°C). Unlike the INT output, it operates independently of host communication and is intended to drive external shutdown circuitry-such as a power supply enable line-ensuring system safety even if the host processor is nonresponsive or locked up.
Does the LM77CIMMX-5/NOPB support multiple devices on a single I²C bus?
Yes, the LM77CIMMX-5/NOPB supports up to four devices on one I²C bus using its two address-select pins (A0 and A1). These pins configure the two least-significant bits of the fixed 7-bit slave address (10010xx), yielding addresses 0x48–0x4B. This multi-drop capability simplifies thermal monitoring across multiple PCB zones without requiring additional I²C ports or bus expanders.
LM77CIMMX-5/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Sensor Type:
- Digital, Local
- Sensing Temperature - Local:
- -55°C ~ 125°C
- Sensing Temperature - Remote:
- -
- Output Type:
- I2C
- Voltage - Supply:
- 3V ~ 5.5V
- Resolution:
- 9 b
- Features:
- Output Switch, Programmable Limit, Shutdown Mode
- Accuracy - Highest (Lowest):
- ±1.5°C (±3°C)
- Test Condition:
- -10°C ~ 65°C (-55°C ~ 125°C)
- Operating Temperature:
- -55°C ~ 125°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 8-VSSOP
LM77CIMMX-5/NOPB FAQ
1.How can I place an order for LM77CIMMX-5/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for LM77CIMMX-5/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LM77CIMMX-5/NOPB reliable?
The price and inventory of LM77CIMMX-5/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LM77CIMMX-5/NOPB is usually 5 days.
3.What payment methods are accepted for LM77CIMMX-5/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LM77CIMMX-5/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LM77CIMMX-5/NOPB?
LM77CIMMX-5/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LM77CIMMX-5/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LM77CIMMX-5/NOPB?
For technical support, including LM77CIMMX-5/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LM77CIMMX-5/NOPB requirements.
6.How does Aetrix verify that LM77CIMMX-5/NOPB is sourced from the original manufacturer or authorized distributors?
All LM77CIMMX-5/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LM77CIMMX-5/NOPB meets industry standards.
7.What is the process for return or replacement of LM77CIMMX-5/NOPB?
All LM77CIMMX-5/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LM77CIMMX-5/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LM77CIMMX-5/NOPB part is unused and in its original packaging.
Return procedure for LM77CIMMX-5/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LM77CIMMX-5/NOPB Tags

-
MCP9700T-E/TT
Microchip Technology

-
MCP9700T-E/LT
Microchip Technology

-
MCP9701T-E/TT
Microchip Technology

-
MCP9701T-E/LT
Microchip Technology

-
TMP235A4DBZR
Texas Instruments

-
MCP9700AT-E/TT
Microchip Technology

-
MCP9700AT-E/LT
Microchip Technology

-
MCP9701AT-E/LT
Microchip Technology

-
MCP9701AT-E/TT
Microchip Technology
,TO-226_straightlead.jpg)
-
LM335Z
STMicroelectronics
-
TMP1075NDRLR
Texas Instruments
-
TMP1075DGKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

