Texas Instruments LM89-1CIM/NOPB
- Part No.:
- LM89-1CIM/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Analog and Digital Output
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
LM89-1CIM/NOPB.pdf
- Description:
- SENSOR DIGITAL 0C-85C 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,336
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LM89-1CIM/NOPB from Texas Instruments is an 11-bit remote diode and local digital temperature sensor with SMBus 2.0 interface, ±0.75°C remote accuracy at 30°C/80°C, 3.0–3.6 V supply, and dual open-drain ALERT/T_CRIT_A outputs for thermal monitoring of MCUs, GPUs, FPGAs, and ASICs in computing systems.
For engineers reviewing the LM89-1CIM/NOPB datasheet, LM89-1CIM/NOPB pinout, LM89-1CIM/NOPB application, or LM89-1CIM/NOPB equivalent, key selection considerations include remote diode measurement resolution (0.125°C), local T_CRIT default threshold (85°C), SMBus timeout reset behavior, D+/D− noise filtering requirements (2.2 nF capacitor), and compatibility with LM86/LM90 register maps.
Technical Context
The LM89-1CIM/NOPB implements a delta-VBE-based sensing architecture with separate 10-bit-plus-sign remote and 8-bit local ADCs. It supports programmable conversion rates (31.25 ms base time), configurable hysteresis via TH register, and three ALERT operating modes: comparator, interrupt flag, and SMBus ARA protocol responder.
Its SMBus 2.0 interface complies with TIMEOUT reset (25–35 ms low-time), tHD;DAT (300–900 ns), and fSMB (10–100 kHz) specifications. The device uses dedicated D+ (current source) and D− (current sink) terminals for remote diode biasing, with internal nonideality compensation via RTOLB/RTOHB offset registers.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Remote Temp Accuracy | ±0.75°C max at TA=30°C, TD=80°C - enables precise thermal throttling of high-performance processors |
| Local Temp Accuracy | ±3.0°C max over 25–125°C - sufficient for ambient or package-level system monitoring |
| Remote Resolution | 0.125°C (11-bit) - supports fine-grained thermal control loops without interpolation |
| Supply Voltage | 3.0–3.6 V - matches standard 3.3 V auxiliary rails; requires 0.1 µF + 100 pF bypassing |
| Quiescent Current | 0.8–1.7 mA active; 315 µA shutdown - enables low-power thermal supervision during idle states |
| T_CRIT Default | 85°C for LM89-1C - triggers hardware shutdown before CPU/GPU thermal damage thresholds |
| SMBus Compatibility | Fully compliant with SMBus 2.0 including TIMEOUT reset and ARA alert response - ensures interoperability in multi-sensor server platforms |
Pinout & Package
LM89-1CIM/NOPB is housed in an 8-pin VSSOP (DGK) package, 3.0 mm × 3.0 mm body size, with exposed pad for thermal performance. Pin functions are validated per TI SNIS128D Rev D (June 2014).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Positive supply input | 3.0–3.6 V rail; requires parallel 0.1 µF + 100 pF decoupling placed adjacent to pin |
| D+ | Diode current source | Bias current source for remote diode anode; mandates 2.2 nF capacitor between D+ and D− |
| D− | Diode return sink | Current sink for remote diode cathode; forms Kelvin pair with D+ for noise rejection |
| T_CRIT_A | Active-low critical alarm | Open-drain output asserting when any temp exceeds T_CRIT limit; includes hysteresis control |
| GND | Power ground reference | Common return for analog/digital circuits; must be low-impedance connection to PCB plane |
| ALERT | Active-low general alarm | Open-drain output for HIGH/LOW limit violations; configurable as comparator, interrupt, or SMBus ARA |
| SMBData | SMBus bidirectional data | Open-drain I/O with 5 pF input capacitance; requires external pull-up to VDD |
| SMBCLK | SMBus clock input | Input-only clock line; 10–100 kHz operation with 4.0 µs minimum high time |
Key Features
| Feature | Design Value |
|---|---|
| Offset register calibration | RTOLB/RTOHB registers compensate for diode nonideality (e.g., 1.0021 factor) without host software intervention |
| Triple-alert architecture | Dedicated T_CRIT_A output + ALERT + STATUS register bits enable layered thermal response (shutdown, fan control, logging) |
| Programmable hysteresis | TH register sets hysteresis for both local and remote T_CRIT comparisons, preventing oscillation near trip points |
| Shutdown mode control | RUN/STOP bit in Configuration register reduces current to 315 µA while retaining SMBus accessibility |
| Pin/register compatibility | Identical pinout and register map with LM86, LM90, LM99, ADM1032, MAX6657/8 - simplifies second-source qualification |
Applications
| Laptop Thermal Management | Server Blade Monitoring |
|---|---|
Use Scenario: Real-time die temperature tracking of Intel Core i7 and AMD Ryzen mobile CPUs during sustained workloads. IC Role / Device Role / Timing Role: Remote diode sensor interfacing directly to processor's on-die thermal diode; provides 31.25 ms update rate for dynamic thermal control. Use Value: Enables OS-level thermal throttling and fan speed modulation with ±0.75°C accuracy, preventing thermal throttling instability or premature shutdown. | Use Scenario: Multi-zone thermal supervision across dual-socket Xeon SP CPU modules, GPU accelerators, and VRM hotspots in 1U rack servers. IC Role / Device Role / Timing Role: Local + remote sensing node on server management controller (BMC) SMBus; reports to IPMI via SEL events. Use Value: Supports independent T_CRIT_A assertion per zone (e.g., CPU >85°C, VRM >105°C), enabling granular power capping and predictive maintenance. |
| Workstation GPU Cooling | Industrial FPGA Thermal Guard |
Use Scenario: Closed-loop cooling control for NVIDIA RTX A6000 and AMD Radeon Pro W6800 GPUs in CAD/rendering workstations. IC Role / Device Role / Timing Role: Remote diode sensor bonded to GPU die; ALERT output drives PWM fan controller; T_CRIT_A hardwires to GPU reset logic. Use Value: Delivers 0.125°C resolution for precise fan curve tuning, reducing acoustic noise while maintaining <85°C junction temperature under 300W loads. | Use Scenario: Overtemperature protection for Xilinx Versal ACAP and Intel Agilex FPGAs in outdoor telecom base stations operating from −40°C to +85°C ambient. IC Role / Device Role / Timing Role: Local temperature monitor + remote diode interface to FPGA's thermal sensor diode; operates in shutdown mode during standby. Use Value: Guarantees fail-safe shutdown via T_CRIT_A at 85°C before FPGA configuration corruption occurs, meeting IEC 61000-6-4 immunity requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar remote/local temperature sensing applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LM86CIM/NOPB | Same 8-pin VSSOP package and register map; ±1.0°C remote accuracy (vs. ±0.75°C); no T_CRIT_A output | Lacks dedicated critical-alarm output; relies on ALERT + software polling for shutdown decisions | Select when cost sensitivity outweighs need for hardware T_CRIT_A assertion |
| MAX6657ESA+ | Pin-compatible SOIC-8; ±1.5°C remote accuracy; SMBus 1.1 only; no ARA support | Does not support SMBus 2.0 ARA protocol; limited hysteresis control; higher quiescent current (2.5 mA) | Select only for legacy SMBus 1.1 systems where TI part obsolescence is a concern |
Compared with LM89-1CIM/NOPB, LM86CIM/NOPB sacrifices critical-alarm hardware autonomy and remote accuracy for lower unit cost, while MAX6657ESA+ trades SMBus 2.0 features and precision for broader legacy ecosystem support - making LM89-1CIM/NOPB optimal for new designs requiring deterministic thermal shutdown.
Availability
LM89-1CIM/NOPB is available at Aetrix Electronics and suitable for laptop thermal management, server blade monitoring, and industrial FPGA thermal guard applications requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for LM89-1CIM/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, delivering analog and embedded processing solutions for industrial, automotive, and communications markets since 1930.
The LM89 product line was designed specifically for high-accuracy, SMBus-based thermal monitoring in space-constrained computing platforms - targeting CPU, GPU, and ASIC die temperature measurement with minimal external components.
FAQ
What is the default local T_CRIT temperature setting for LM89-1CIM/NOPB?
The LM89-1CIM/NOPB has a default local T_CRIT temperature setting of 85°C at power-up, as specified in the Device Comparison Table of the SNIS128D datasheet. This value is stored in the local T_CRIT limit register (address 20h) and can be reprogrammed via SMBus. The LM89-1DIMM variant defaults to 105°C, but LM89-1CIM/NOPB strictly uses 85°C unless modified by host firmware. This setting directly controls the activation threshold of the T_CRIT_A output pin.
How does the 2.2 nF capacitor requirement affect LM89-1CIM/NOPB layout?
The LM89-1CIM/NOPB requires a 2.2 nF capacitor placed as close as possible between the D+ and D− pins to filter high-frequency noise from the remote diode path. Per Section 7 of SNIS128D, mismatched trace lengths to this capacitor degrade measurement stability, and placement >2 mm from either pin increases susceptibility to EMI-induced errors. This capacitor is mandatory for achieving the ±0.75°C remote accuracy specification - omitting it or using incorrect value/size results in uncalibrated drift exceeding ±3°C in noisy environments.
Is LM89-1CIM/NOPB compatible with SMBus 2.0 TIMEOUT reset functionality?
Yes, LM89-1CIM/NOPB fully supports SMBus 2.0 TIMEOUT reset: holding SMBData and/or SMBCLK low for 25–35 ms resets the internal SMBus state machine and places both lines in high-impedance mode. This behavior is verified in Section 8.8 of SNIS128D and enables robust bus recovery after communication faults. Unlike SMBus 1.1 devices, LM89-1CIM/NOPB guarantees deterministic reset without requiring power cycle - critical for unattended server and telecom equipment where bus lockup must be self-correcting.
What remote diode nonideality factors can be compensated using LM89-1CIM/NOPB's offset registers?
The LM89-1CIM/NOPB uses RTOLB and RTOHB offset registers to compensate for diode nonideality factors such as ideality factor deviation (e.g., 1.0021 for Pentium 4), series resistance (e.g., 3.64 Ω), and process variation across different IC dies. These 8-bit registers allow ±127°C adjustment in 1°C steps, enabling calibration against known reference temperatures without host software recalculating raw ADC values. This compensation is applied automatically in hardware before temperature register updates, ensuring all reads from the remote temperature register reflect corrected values.
Does LM89-1CIM/NOPB support SMBus Alert Response Address (ARA) protocol?
Yes, LM89-1CIM/NOPB fully supports SMBus 2.0 ARA protocol: when the ALERT line is pulled low and the master issues an ARA command, the device transmits its slave address (1001101b for LM89-1C), then disables ALERT output by setting the ALERT mask bit (D7 of Configuration register) to prevent bus contention. This behavior is documented in Section 9.3.2.3 of SNIS128D and ensures interoperability with multi-device SMBus alert networks - unlike many competing sensors that lack true ARA compliance or require external glue logic.
LM89-1CIM/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Sensor Type:
- Digital, Local/Remote
- Sensing Temperature - Local:
- 0°C ~ 85°C
- Sensing Temperature - Remote:
- 0°C ~ 85°C
- Output Type:
- SMBus
- Voltage - Supply:
- 3V ~ 3.6V
- Resolution:
- 7 b (Local), 10 b (Remote)
- Features:
- One-Shot, Output Switch, Programmable Limit, Shutdown Mode, Standby Mode
- Accuracy - Highest (Lowest):
- ±3°C
- Test Condition:
- 25°C ~ 125°C
- Operating Temperature:
- 0°C ~ 125°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 8-SOIC
LM89-1CIM/NOPB FAQ
1.How can I place an order for LM89-1CIM/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for LM89-1CIM/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LM89-1CIM/NOPB reliable?
The price and inventory of LM89-1CIM/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LM89-1CIM/NOPB is usually 5 days.
3.What payment methods are accepted for LM89-1CIM/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LM89-1CIM/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LM89-1CIM/NOPB?
LM89-1CIM/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LM89-1CIM/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LM89-1CIM/NOPB?
For technical support, including LM89-1CIM/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LM89-1CIM/NOPB requirements.
6.How does Aetrix verify that LM89-1CIM/NOPB is sourced from the original manufacturer or authorized distributors?
All LM89-1CIM/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LM89-1CIM/NOPB meets industry standards.
7.What is the process for return or replacement of LM89-1CIM/NOPB?
All LM89-1CIM/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LM89-1CIM/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LM89-1CIM/NOPB part is unused and in its original packaging.
Return procedure for LM89-1CIM/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LM89-1CIM/NOPB Tags

-
MCP9700T-E/TT
Microchip Technology

-
MCP9700T-E/LT
Microchip Technology

-
MCP9701T-E/TT
Microchip Technology

-
MCP9701T-E/LT
Microchip Technology

-
TMP235A4DBZR
Texas Instruments

-
MCP9700AT-E/TT
Microchip Technology

-
MCP9700AT-E/LT
Microchip Technology

-
MCP9701AT-E/LT
Microchip Technology

-
MCP9701AT-E/TT
Microchip Technology
,TO-226_straightlead.jpg)
-
LM335Z
STMicroelectronics
-
TMP1075NDRLR
Texas Instruments
-
TMP1075DGKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

