Texas Instruments LM9036QMMX-5.0/NOPB
- Part No.:
- LM9036QMMX-5.0/NOPB
- Manufacturer:
- Texas Instruments
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
LM9036QMMX-5.0/NOPB.pdf
- Description:
- IC REG LINEAR 5V 50MA 8VSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,193
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LM9036QMMX-5.0/NOPB from Texas Instruments is an AEC-Q100 Grade 1 qualified ultra-low quiescent current linear voltage regulator delivering fixed 5.0 V output at up to 50 mA, with ground pin current ≤25 µA at 0.1 mA load, dropout voltage typically 200 mV at 50 mA, and ±5% output tolerance over line, load, and temperature (−40°C to +125°C). It serves as a primary power supply for always-on automotive subsystems including body control modules and sensor interfaces.
For engineers reviewing the LM9036QMMX-5.0/NOPB datasheet, LM9036QMMX-5.0/NOPB pinout, LM9036QMMX-5.0/NOPB application, or LM9036QMMX-5.0/NOPB equivalent, key selection criteria include its 40 V maximum operating voltage, −45 V reverse transient protection, internal thermal shutdown, short-circuit current limiting, and compatibility with low-ESR output capacitors (0.3–8 Ω) in space-constrained VSSOP-8 layouts.
Technical Context
The LM9036QMMX-5.0/NOPB employs a PNP pass transistor architecture enabling low-dropout operation and inherent reverse-battery protection. Its regulation loop maintains stable 5.0 V output across input voltages from 5.5 V to 40 V while sustaining ultra-low ground current-≤25 µA at light loads-critical for battery longevity in automotive keep-alive circuits.
Thermal protection activates at ~150°C junction temperature, and internal short-circuit current limiting caps peak output at 65–250 mA depending on conditions. The device survives −45 V transients and operates reliably within its specified −40°C to +125°C ambient range without external compensation components.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 5.0 V ±5% over full line/load/temperature range-ensures robust MCU I/O and sensor biasing without trimming. |
| Max Output Current | 50 mA continuous-supports low-power microcontrollers, CAN transceivers, and analog sensors in distributed ECUs. |
| Quiescent Current | ≤25 µA at 0.1 mA load-enables >10-year battery life in vehicle intrusion detection and telematics sleep modes. |
| Dropout Voltage | 200 mV typical at 50 mA-allows regulation from 5.2 V input, critical for post-ignition battery sag scenarios. |
| Input Voltage Range | 5.5 V to 40 V operational; survives −45 V transients and up to +55 V survival rating-meets ISO 7637-2 pulse 3b/5a requirements. |
| Thermal Protection | Internal shutdown at ~150°C junction-prevents thermal runaway during sustained overload or poor PCB heatsinking. |
| Package | VSSOP-8 (DGK), 3.0 × 3.0 × 1.1 mm-enables high-density placement near ECU microcontrollers with exposed thermal pad. |
Pinout & Package
VSSOP-8 (DGK0008A) package with exposed thermal pad (PowerPAD™), 3.0 mm × 3.0 mm footprint, 1.1 mm max height, and lead finish Sn (RoHS compliant). Pin 1 located at top-left corner per JEDEC MO-187 standard.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (IN) | Input voltage supply | Accepts 5.5–40 V DC; requires local 10–22 µF low-ESR capacitor within 5 mm for stability and transient response. |
| 2 (GND) | Ground reference | Low-impedance return path; connects to exposed thermal pad for thermal dissipation and noise reduction. |
| 3 (OUT) | Regulated output | Delivers 5.0 V ±5%; requires ≥10 µF output capacitor with 0.3–8 Ω ESR placed adjacent to pins 2 and 3. |
| 4 (GND) | Ground reference | Dual GND pins reduce ground bounce and improve PSRR; both must connect to same low-impedance plane. |
| 5 (GND) | Ground reference | Third GND terminal enhances thermal conduction via PowerPAD™; soldered to large copper area for θJA = 200°C/W. |
| 6 (GND) | Ground reference | Fourth GND pin minimizes IR drop under dynamic load; all GND pins share common thermal and electrical node. |
| 7 (EN) | Enable control | Logic-high (>2.0 V) enables regulation; logic-low (<0.8 V) disables output and reduces IGN D to <1 µA. |
| 8 (GND) | Ground reference | Fifth GND connection ensures signal integrity for EN pin; ties directly to thermal pad and system ground plane. |
Key Features
| Feature | Design Value |
|---|---|
| AEC-Q100 Grade 1 qualification | Validated for −40°C to +125°C ambient operation-certified for engine bay and under-hood automotive applications. |
| Ultra-low ground pin current | IGN D ≤25 µA at 0.1 mA load-reduces standby power loss by >90% vs. standard LDOs, extending 12 V battery life. |
| Reverse transient protection | Withstands −45 V pulses-eliminates need for external TVS diode in ISO 7637-2-compliant designs. |
| Internally compensated | No external compensation required-simplifies layout and reduces BOM count for cost-sensitive ECU modules. |
| Thermal and short-circuit protection | Auto-recovery after fault clearance-ensures system resilience without manual reset or firmware intervention. |
Applications
| Body Control Module (BCM) | Automotive Door Module |
|---|---|
Use Scenario: Powering microcontroller, LIN transceiver, and window position sensor in door latch assembly. IC Role / Device Role / Timing Role: Primary 5 V supply regulating battery voltage during ignition-off and start-stop cycles. Use Value: 25 µA quiescent current prevents parasitic drain exceeding 100 µA total module budget, meeting OEM sleep-current specs. |
Use Scenario: Supplying memory retention voltage and real-time clock (RTC) backup in central gateway units. IC Role / Device Role / Timing Role: Always-on LDO maintaining 5 V rail for SRAM and RTC oscillator during vehicle sleep mode. Use Value: ±5% output tolerance ensures reliable RTC timing accuracy and nonvolatile memory data integrity across temperature extremes. |
| Occupant Detection System | Telematics Control Unit (TCU) |
Use Scenario: Biasing capacitive seat occupancy sensors and signal conditioning amplifiers in airbag control units. IC Role / Device Role / Timing Role: Low-noise, stable 5 V source for precision analog front-end circuitry. Use Value: 60 dB ripple rejection at 120 Hz suppresses alternator noise, preventing false occupant detection triggers. |
Use Scenario: Powering GPS baseband processor and cellular modem during vehicle park-and-forget state. IC Role / Device Role / Timing Role: Secondary regulated rail isolated from main ECU supply to prevent cross-talk and brownout propagation. Use Value: 40 V operating limit allows direct connection to battery without pre-regulator, reducing component count and board area. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-IQ automotive LDO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TLV73350PDBVR | Lower IQ (350 nA), lower max current (300 mA), no reverse transient protection, SOA-limited to 20 V input. | Suitable for infotainment SoC core rails but not for direct battery-connected modules requiring −45 V immunity. | Select when lowest possible quiescent current is mandatory and input transients are suppressed externally. |
| TPS7B6750QPWPRQ1 | Higher IQ (15 µA typ), 450 mA output, integrated watchdog timer, 40 V input, AEC-Q100 Grade 0 (−40°C to +150°C). | Targets high-current safety-critical domains (e.g., ADAS cameras); lacks reverse transient rating of −45 V. | Choose for systems needing higher current headroom and functional safety features, accepting slightly higher IQ. |
Compared with TLV73350PDBVR and TPS7B6750QPWPRQ1, the LM9036QMMX-5.0/NOPB uniquely balances ultra-low IQ, −45 V reverse transient capability, and AEC-Q100 Grade 1 qualification in a compact VSSOP-8 package-making it optimal for cost-sensitive, space-constrained battery-supplied automotive nodes where reliability under harsh electrical conditions is non-negotiable.
Availability
LM9036QMMX-5.0/NOPB is available at Aetrix Electronics and suitable for automotive body electronics, industrial sensor nodes, and battery-powered telemetry systems requiring stable component supply, long-term lifecycle support, and AEC-Q100 compliance.
Supply support for LM9036QMMX-5.0/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with decades of automotive-grade product development and manufacturing excellence.
The LM9036Q series was designed specifically for ultra-low-power, high-reliability automotive power management-targeting always-on subsystems where quiescent current, reverse-battery survivability, and thermal robustness are critical design constraints.
FAQ
What is the maximum input voltage rating for the LM9036QMMX-5.0/NOPB?
The LM9036QMMX-5.0/NOPB has a maximum operational input voltage of 40 V and a survival rating of +55 V / −45 V. Operation above 40 V risks exceeding safe operating area limits of the internal PNP pass device, potentially causing catastrophic failure. Transient spikes beyond −45 V or +55 V must be clamped externally to avoid damage to the LM9036QMMX-5.0/NOPB.
Does the LM9036QMMX-5.0/NOPB require an external capacitor for stability?
Yes, the LM9036QMMX-5.0/NOPB requires a minimum 10 µF output capacitor with ESR between 0.3 Ω and 8 Ω, placed as close as possible to pins 2 (GND) and 3 (OUT). Ceramic or tantalum capacitors meeting this ESR range ensure phase margin and prevent oscillation. Input capacitance (≥10 µF) is also recommended within 5 mm of pin 1 (IN) for transient suppression.
Is the LM9036QMMX-5.0/NOPB pin-compatible with other variants in the LM9036Q family?
Yes, all LM9036Q variants-including LM9036QMMX-3.3/NOPB and LM9036QMMX-5.0/NOPB-share identical VSSOP-8 (DGK) pinout and package dimensions. Output voltage is factory-set; no external resistors or configuration pins are used. Swapping between 3.3 V and 5.0 V versions requires only a BOM change and verification of downstream voltage tolerance.
What thermal performance can be expected from the LM9036QMMX-5.0/NOPB in a standard PCB layout?
In a typical layout with 1-inch² of 2 oz. copper connected to the exposed thermal pad, the LM9036QMMX-5.0/NOPB achieves θJA ≈ 200°C/W. At 50 mA load and 14 V input, power dissipation is ~450 mW, resulting in ~90°C junction rise above ambient. For continuous 50 mA operation at 125°C ambient, additional copper area or airflow is required to avoid thermal shutdown.
How does the enable (EN) pin function on the LM9036QMMX-5.0/NOPB?
The EN pin (Pin 7) controls regulator operation: applying ≥2.0 V enables output regulation, while ≤0.8 V disables the output and reduces ground current to <1 µA. The EN pin has hysteresis and internal pull-down; no external pull-down resistor is needed. This feature supports controlled power sequencing and deep-sleep states in automotive microcontrollers interfacing with the LM9036QMMX-5.0/NOPB.
LM9036QMMX-5.0/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 40V
- Voltage - Output (Min/Fixed):
- 5V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.40V @ 50mA
- Current - Output:
- 50mA
- Current - Quiescent (Iq):
- 20 µA
- Current - Supply (Max):
- 2 mA
- PSRR:
- 60dB (120Hz)
- Control Features:
- -
- Protection Features:
- Over Temperature, Reverse Polarity, Short Circuit
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-VSSOP
LM9036QMMX-5.0/NOPB FAQ
1.How can I place an order for LM9036QMMX-5.0/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for LM9036QMMX-5.0/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LM9036QMMX-5.0/NOPB reliable?
The price and inventory of LM9036QMMX-5.0/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LM9036QMMX-5.0/NOPB is usually 5 days.
3.What payment methods are accepted for LM9036QMMX-5.0/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LM9036QMMX-5.0/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LM9036QMMX-5.0/NOPB?
LM9036QMMX-5.0/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LM9036QMMX-5.0/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LM9036QMMX-5.0/NOPB?
For technical support, including LM9036QMMX-5.0/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LM9036QMMX-5.0/NOPB requirements.
6.How does Aetrix verify that LM9036QMMX-5.0/NOPB is sourced from the original manufacturer or authorized distributors?
All LM9036QMMX-5.0/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LM9036QMMX-5.0/NOPB meets industry standards.
7.What is the process for return or replacement of LM9036QMMX-5.0/NOPB?
All LM9036QMMX-5.0/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LM9036QMMX-5.0/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LM9036QMMX-5.0/NOPB part is unused and in its original packaging.
Return procedure for LM9036QMMX-5.0/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LM9036QMMX-5.0/NOPB Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

