My Inquiry
My Account
Texas Instruments LM93CIMT/NOPB
- Part No.:
- LM93CIMT/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Specialized
- Package:
- 56-TFSOP (0.240", 6.10mm Width)
- Datasheet:
-
LM93CIMT/NOPB.pdf
- Description:
- IC INTERFACE SPECIALIZED 56TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:3,494
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LM93CIMT/NOPB from Texas Instruments is a hardware monitor IC for dual-processor server management, integrating 16-channel voltage monitoring (±12V, +3.3V, +5V, Vccp, DDR rails), dual remote thermal diode sensing (CPU1/CPU2), on-die ambient temperature measurement, two PWM fan control outputs, four tachometer inputs, and SMBus 2.0 interface compliance. It supports autonomous fan control via 13-step lookup tables and digital temperature filtering.
For engineers reviewing the LM93CIMT/NOPB datasheet, LM93CIMT/NOPB pinout, LM93CIMT/NOPB application, or LM93CIMT/NOPB equivalent, key selection considerations include its 56-pin TSSOP package, ±2% full-scale voltage accuracy, 1°C internal/remote temperature resolution, dual PROCHOT/VID monitoring capability, and support for Xeon-class motherboard thermal throttling and dynamic Vccp tracking.
Technical Context
The LM93CIMT/NOPB implements an 8-bit ΣΔ ADC with inherent averaging-1.5 ms integration for voltage measurements and 8.4 ms for temperature readings-enabling noise-immune analog acquisition in electrically noisy server environments. Its SMBus 2.0 interface supports byte/block read/write and tri-level address selection for up to three slave addresses on shared buses.
Thermal monitoring targets embedded Xeon processor diodes (REMOTE1+/−, REMOTE2+/−) with fault detection (open/short reporting), while fan control operates autonomously using zone-based lookup tables with programmable boost and digital filtering. Dual dynamic VID monitoring (6 bits per CPU) and PROCHOT signal handling (bidirectional level-shifted I/O) enable real-time CPU thermal throttling coordination.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Voltage Accuracy | ±2% FS - ensures reliable rail validation across 16 monitored supplies including ±12V, Vccp, and memory rails |
| Temperature Resolution | 1.0°C (digital output) - enables precise zone-based fan control and thermal event triggering |
| ADC Architecture | 8-bit ΣΔ - provides built-in noise rejection and stable readings without external filtering components |
| Fan Control Outputs | 2 × PWM (open-drain) - directly drives external fan drivers with autonomous, temperature-zone-mapped duty cycles |
| Tachometer Inputs | 4 × GPIO-configurable - measures RPM from up to four fans with smart tachometer mode support |
| Operating Temp Range | 0°C to +85°C (IC), 0°C to +125°C (remote diode) - validated for server baseboard ambient and CPU junction conditions |
| Supply Voltage | +3.0V to +3.6V - compatible with standard 3.3V standby power domains for always-on monitoring |
Pinout & Package
LM93CIMT/NOPB is housed in a 56-pin TSSOP package (Package Code: DGG0056A), with exposed pad for thermal dissipation and optimized layout for high-density server PCBs. Pin functions are fully defined per TI SNAS210E Rev. MARCH 2013.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AD_IN1–AD_IN16 | Analog voltage input channels | Monitor 16 rails (e.g., AD_IN7 = CPU1 Vccp, AD_IN15 = −12V with external scaling); 12 include internal resistors |
| REMOTE1+/−, REMOTE2+/− | Remote thermal diode interface | Direct connection to Xeon CPU THERMDA/THERMDC pins; includes current source/sink and fault detection |
| PWM1, PWM2 | Digital fan speed control outputs | Open-drain PWM signals with programmable lookup-table mapping to temperature zones and boost profiles |
| GPIO_0/TACH1 – GPIO_3/TACH4 | Configurable tachometer/GPIO | Four dedicated inputs supporting pulse counting for fan RPM; configurable as general-purpose open-drain I/O |
| P1_VID0–P1_VID5, P2_VID0–P2_VID5 | Digital VID bus inputs | 6-bit parallel interfaces per CPU for real-time Vccp identification and dynamic voltage tracking |
| P1_PROCHOT, P2_PROCHOT | Bidirectional PROCHOT I/O | Level-shifted, open-drain signals for asserting/receiving processor thermal throttle requests |
| SMBDAT, SMBCLK | SMBus 2.0 interface | 5V-tolerant, open-drain data/clock lines supporting block transfers and multi-master arbitration |
Key Features
| Feature | Design Value |
|---|---|
| Dual dynamic Vccp monitoring | Simultaneous tracking of CPU1/CPU2 core voltages via dedicated VID inputs and analog Vccp channels (AD_IN7/AD_IN8) |
| Autonomous fan control | 13-step lookup table per PWM output, programmable per temperature zone, with digital filter smoothing and fan boost activation |
| Thermal diode fault detection | Automatic open/short circuit detection on REMOTE1+/− and REMOTE2+/−; sets temp register to 0x80 on fault |
| PROCHOT coordination | Bidirectional, level-shifted PROCHOT I/O for synchronized thermal throttling between LM93CIMT/NOPB and dual Xeon processors |
| SCSI termination monitoring | Two dedicated digital inputs (SCSI_TERM1/2) for fuse status detection and error event triggering in legacy storage subsystems |
Applications
| Server Baseboard Management | Dual-Xeon Thermal Throttling |
|---|---|
Use Scenario: Monitoring voltage, temperature, and fan status on enterprise-class dual-processor server motherboards during boot, runtime, and thermal stress events. IC Role / Device Role / Timing Role: Central hardware monitor coordinating SMBus communication with BMC, performing autonomous fan control, and flagging overtemperature/overvoltage faults. Use Value: Enables reliable out-of-band system health supervision without host CPU intervention, reducing firmware complexity and improving uptime. |
Use Scenario: Real-time coordination of CPU thermal throttling via PROCHOT assertion and dynamic Vccp tracking during high-load compute workloads. IC Role / Device Role / Timing Role: Dual-processor thermal supervisor interfacing directly with CPU THERMTRIP, PROCHOT, and VID pins to enforce safe operating limits. Use Value: Prevents CPU thermal runaway by synchronizing fan response and voltage scaling with processor-reported junction temperatures. |
| Multi-Rail Power Integrity Verification | Legacy SCSI Subsystem Health Monitoring |
Use Scenario: Validating stability of 16 power rails-including ±12V, +3.3V SB, Vccp, DDR Vtt, and memory core voltages-in high-availability server platforms. IC Role / Device Role / Timing Role: Precision analog front-end with ΣΔ ADC and calibrated scaling for rail-by-rail margining and fault logging. Use Value: Eliminates need for discrete ADCs and voltage supervisors, reducing BOM count and PCB area while maintaining ±2% FS accuracy. |
Use Scenario: Detecting SCSI termination fuse failures in legacy storage backplanes used in rack-mount servers and workstations. IC Role / Device Role / Timing Role: Dedicated digital input pair (SCSI_TERM1/2) configured as interrupt-capable fault detectors tied to fuse-open events. Use Value: Provides early warning of SCSI bus integrity loss before data corruption occurs, enabling predictive maintenance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar hardware monitoring applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LM87CIMT/NOPB | 11-channel voltage monitor, single remote diode, no VID/PROCHOT support, 48-pin TSSOP | Lacks dual-CPU features: no dynamic Vccp, no PROCHOT I/O, no second thermal diode channel | Use where only single-processor monitoring and fewer rails are required; lower pin count and cost |
| ADM1027ASTZ-REEL | 12-channel monitor, dual remote diodes, SMBus, but no VID/PROCHOT, no −12V support, 48-pin LFCSP | Missing Xeon-specific features: no VID decoding, no PROCHOT coordination, no SCSI_TERM inputs | Preferred for space-constrained designs needing thermal/voltage monitoring without CPU-integrated control signals |
Compared with LM87CIMT/NOPB and ADM1027ASTZ-REEL, LM93CIMT/NOPB uniquely delivers integrated dual-CPU thermal and power management-including VID, PROCHOT, and SCSI termination-within a single 56-pin TSSOP, making it irreplaceable for Xeon-class server baseboard designs requiring full hardware supervision.
Availability
LM93CIMT/NOPB is available at Aetrix Electronics and suitable for server baseboard management, dual-processor thermal throttling, and multi-rail power integrity verification requiring stable component supply across long-lifecycle industrial deployments.
Supply support for LM93CIMT/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and connectivity solutions for industrial, automotive, and communications markets.
The LM93CIMT/NOPB belongs to TI's Hardware Monitor product line, engineered specifically for high-reliability server and workstation baseboard management with integrated thermal, voltage, and fan control functionality.
FAQ
What is the primary function of the LM93CIMT/NOPB in server systems?
The LM93CIMT/NOPB serves as a dedicated hardware monitor IC for dual-processor server motherboards, providing simultaneous monitoring of 16 voltage rails, dual remote CPU thermal diodes, on-die temperature, fan speeds, and PROCHOT/VID signals. It enables autonomous fan control and real-time thermal throttling coordination-critical for Xeon-class platform reliability. The LM93CIMT/NOPB integrates these functions into a single 56-pin TSSOP device with SMBus 2.0 interface compliance.
Does the LM93CIMT/NOPB support −12V monitoring, and what external components are required?
Yes, the LM93CIMT/NOPB supports −12V monitoring via AD_IN15, but requires external level-shifting circuitry: a resistor divider referenced to the 3.3V standby supply to translate −12V into the 0–1.236V input range. TI specifies R1/R2 = 4.115 with Thevenin resistance maintained between 1 kΩ and 7 kΩ. No internal scaling is provided for negative rails, unlike the +12V inputs which use internal resistors.
How does the LM93CIMT/NOPB handle thermal diode fault detection?
The LM93CIMT/NOPB performs automatic open-circuit and short-circuit detection on both REMOTE1+/− and REMOTE2+/− inputs prior to each temperature conversion. If a fault is detected, the corresponding temperature register (50h–51h) is loaded with 0x80-a reserved code indicating invalid data-and the appropriate status bit is set in the B_Error_Status register. This allows host firmware to distinguish sensor faults from valid low-temperature readings.
Can the LM93CIMT/NOPB operate autonomously without SMBus host intervention?
Yes, the LM93CIMT/NOPB supports fully autonomous operation: its fan control engine executes 13-step lookup tables based on temperature zone readings without SMBus polling, and limit comparisons trigger ALERT output independently. SMBus is required only for configuration, calibration, and reading accumulated status-but not for real-time thermal or voltage response. This ensures fail-safe behavior during host firmware crashes or boot phases.
What is the significance of the Address Select pin on the LM93CIMT/NOPB?
The Address Select pin (Pin 38) is a tri-level analog input that configures the two least-significant bits of the LM93CIMT/NOPB's SMBus slave address, enabling up to three unique addresses (0x2C, 0x2D, 0x2E) on the same bus. This allows multiple LM93CIMT/NOPB devices-such as dual monitors on quad-processor baseboards-to coexist without address conflict, simplifying scalable thermal/power monitoring architectures.
LM93CIMT/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 56-TFSOP (0.240", 6.10mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Applications:
- Monitors
- Interface:
- 2-Wire SMBus
- Voltage - Supply:
- 3V ~ 3.6V
- Supplier Device Package:
- 56-TSSOP
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
LM93CIMT/NOPB FAQ
1.How can I place an order for LM93CIMT/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for LM93CIMT/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LM93CIMT/NOPB reliable?
The price and inventory of LM93CIMT/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LM93CIMT/NOPB is usually 5 days.
3.What payment methods are accepted for LM93CIMT/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LM93CIMT/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LM93CIMT/NOPB?
LM93CIMT/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LM93CIMT/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LM93CIMT/NOPB?
For technical support, including LM93CIMT/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LM93CIMT/NOPB requirements.
6.How does Aetrix verify that LM93CIMT/NOPB is sourced from the original manufacturer or authorized distributors?
All LM93CIMT/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LM93CIMT/NOPB meets industry standards.
7.What is the process for return or replacement of LM93CIMT/NOPB?
All LM93CIMT/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LM93CIMT/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LM93CIMT/NOPB part is unused and in its original packaging.
Return procedure for LM93CIMT/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LM93CIMT/NOPB Tags
-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments
-
MD0100N8-G
Microchip Technology
-
PCA9548APW,118
NXP Semiconductors
-
PCA9540BDP,118
NXP Semiconductors
-
PCA9548APWR
Texas Instruments
-
PCA9546APW,118
NXP Semiconductors
-
PTN3360DBS,518
NXP Semiconductors
-
PCA9546ABS,118
NXP Semiconductors
-
PCA9518PWR
Texas Instruments
-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
