Texas Instruments LMC6034IM
- Part No.:
- LMC6034IM
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
LMC6034IM.pdf
- Description:
- IC CMOS 4 CIRCUIT 14SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,736
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LMC6034IM from Texas Instruments is a quad CMOS operational amplifier optimized for ultra-high-impedance, low-drift signal conditioning in single- or dual-supply systems. It delivers 126dB open-loop gain into 2kΩ loads, 40fA input bias current, and 2.3μV/°C offset drift - enabling precision DC-coupled amplification in medical instrumentation, long-term integrators, and current-to-voltage converters.
For engineers reviewing the LMC6034IM datasheet, LMC6034IM pinout, LMC6034IM application, or LMC6034IM equivalent, key selection criteria include guaranteed 600Ω load drive capability, rail-to-rail input common-mode range (including V−), 1.1V/μs slew rate at ±7.5V, and 22nV/√Hz input voltage noise density - all specified across –40°C to +85°C.
Technical Context
The LMC6034IM uses a proprietary CMOS front-end topology with differential input stage and rail-to-rail output stage, enabling operation with input common-mode voltage extending to V− and output swing within 0.25V of rails under 2kΩ load. Its ultra-low input bias current (40fA typ.) is achieved via guarded input transistors and high-impedance gate oxide design.
Unlike conventional op amps, the LMC6034IM maintains stable gain bandwidth product (1.4MHz) and phase margin (50°) while driving capacitive loads up to 100pF when compensated with series output resistor and feedback capacitor - critical for sample-and-hold and filter applications requiring minimal settling error.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Bias Current | 40fA typical - enables >1TΩ source impedance interfacing without significant DC error |
| Open-Loop Gain | 126dB into 2kΩ - ensures <0.002% gain error in unity-gain buffer configurations |
| Slew Rate | 1.1V/μs at ±7.5V - supports 10kHz full-power sine wave output with <1% distortion |
| Input Voltage Noise | 22nV/√Hz at 1kHz - limits RMS noise to ~3.5μV in 10Hz–10kHz band for sensor preamplifiers |
| Offset Voltage Drift | 2.3μV/°C - contributes ≤0.23mV total drift over 100°C industrial temperature range |
| Supply Range | ±2.375V to ±7.75V dual or 4.75V–15.5V single - compatible with legacy 5V and modern 12V systems |
| CMRR | 83dB min at 25°C - rejects >200:1 common-mode interference in differential sensing |
Pinout & Package
LMC6034IM is supplied in 14-pin SOIC (D package) with standard JEDEC outline and 1.27mm pitch. Thermal resistance θJA = 115°C/W enables continuous operation at 85°C ambient with ≤300mW total dissipation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| +IN A (Pin 3) | Noninverting input, Channel A | High-impedance node accepting signals down to V−; guard ring required for sub-pA leakage |
| –IN A (Pin 2) | Inverting input, Channel A | Feedback node; sensitive to stray capacitance - layout must minimize trace length and coupling |
| OUT A (Pin 1) | Output, Channel A | Rail-to-rail capable; requires series resistor (50–100Ω) when driving >100pF capacitive loads |
| V+ (Pin 4) | Positive supply | Accepts 4.75–15.5V single or highest rail in dual supply; decoupling capacitor mandatory |
| V− (Pin 11) | Negative supply | Supports ground-referenced or negative rail operation; input common-mode extends to this pin |
| +IN B (Pin 5) | Noninverting input, Channel B | Independent high-Z input; identical specs to Pin 3 - enables matched dual-channel instrumentation |
| –IN B (Pin 6) | Inverting input, Channel B | Channel B feedback node; isolated routing prevents crosstalk with Channel A inputs |
| OUT B (Pin 7) | Output, Channel B | Electrically isolated from OUT A; 130dB crosstalk rejection at 1kHz supports multi-channel signal chains |
| +IN C (Pin 10) | Noninverting input, Channel C | Third independent input; validated for same ultra-low bias and CMRR as Channels A/B |
| –IN C (Pin 9) | Inverting input, Channel C | Third feedback node; shares same thermal and layout constraints as Pins 2 and 6 |
| OUT C (Pin 8) | Output, Channel C | Third output; drives 2kΩ loads with same 126dB gain and 1.1V/μs slew as other channels |
| +IN D (Pin 12) | Noninverting input, Channel D | Fourth high-Z input; enables quad-channel simultaneous sampling or multi-stage filtering |
| –IN D (Pin 13) | Inverting input, Channel D | Fourth feedback node; layout symmetry critical to maintain channel-to-channel matching |
| OUT D (Pin 14) | Output, Channel D | Fourth rail-to-rail output; supports independent gain settings per channel in programmable gain arrays |
Key Features
| Feature | Design Value |
|---|---|
| Input Common-Mode Range | Extends to V− and within 1.9V of V+ - eliminates level-shifting in single-supply sensor interfaces |
| Rail-to-Rail Output Swing | Swings within 0.25V of rails at 2kΩ - maximizes dynamic range in 3.3V/5V data acquisition systems |
| Quiescent Current | 375μA per amplifier - enables 4-channel operation at <1.5mA total, suitable for battery-powered devices |
| Capacitive Load Drive | Stable with ≥100pF when using 50Ω series resistor + 5pF feedback capacitor - simplifies anti-aliasing filter integration |
| ESD Rating | ±1000V HBM - meets IEC 61000-4-2 Level 2 for industrial board handling without special ESD protocols |
Applications
| High-Impedance Buffer or Preamplifier | Current-to-Voltage Converter |
|---|---|
Use Scenario: Amplifying output of pH electrode (≥1GΩ source impedance) or piezoelectric sensor in lab-grade analyzers. IC Role / Device Role / Timing Role: Quad-channel LMC6034IM provides four independent unity-gain buffers with <1mV total offset error across channels. Use Value: 40fA input bias current prevents electrode polarization and preserves signal integrity over hours-long measurements. | Use Scenario: Converting photodiode current (10pA–10μA) to voltage in optical smoke detectors and spectrophotometers. IC Role / Device Role / Timing Role: Single LMC6034IM channel operates as transimpedance amplifier with 1MΩ–1GΩ feedback resistor. Use Value: Ultra-low input bias current avoids dark-current-induced offset, enabling sub-nA detection thresholds. |
| Long-Term Integrator | Sample-and-Hold Circuit |
Use Scenario: Accumulating charge from radiation dosimeters or leakage current monitors over days or weeks. IC Role / Device Role / Timing Role: LMC6034IM configured as integrator with polypropylene capacitor (≤100pA leakage) and guarded PCB layout. Use Value: 2.3μV/°C drift and 40fA bias limit integration error to <1mV/hour at 25°C, supporting accurate dose calculation. | Use Scenario: Capturing transient bioelectric signals (ECG, EEG) with <1μs aperture time and <0.01% droop over 10ms hold period. IC Role / Device Role / Timing Role: LMC6034IM Channel A acts as buffer, Channel B as switch driver, Channel C/D as hold amplifier and reset comparator. Use Value: 1.1V/μs slew rate and 130dB crosstalk enable 16-bit effective resolution in multiplexed medical data acquisition. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad CMOS op amp applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TLV2464IDR | Higher 650μA/quadrant IQ; 0.6V/μs slew; 65dB CMRR; no guaranteed 600Ω load drive | Better for low-power portable audio; unsuitable for precision integrators or pA-level current sensing | Select TLV2464IDR only when quiescent current budget allows >2× increase and load drive requirements are ≤10kΩ |
| OPA4188AIDR | Zero-drift architecture; 0.03μV/°C drift; 1.2MHz GBW; 800μA/quadrant IQ; 0.6V/μs slew | Superior for DC-critical thermocouple amplifiers; inferior for wideband current-to-voltage conversion due to lower slew | Choose OPA4188AIDR when offset drift dominates error budget; retain LMC6034IM for bandwidth-sensitive, ultra-high-Z applications |
Compared with TLV2464IDR and OPA4188AIDR, the LMC6034IM uniquely balances femtoampere input bias, 1.1V/μs slew, and guaranteed 600Ω load drive - making it irreplaceable in long-duration, high-impedance analog signal chains where both DC precision and AC fidelity are mandatory.
Availability
LMC6034IM is available at Aetrix Electronics and suitable for medical instrumentation, precision data acquisition, and industrial sensor signal conditioning requiring stable component supply across extended production lifecycles.
Supply support for LMC6034IM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with over 50 years of op amp innovation and manufacturing excellence.
The LMC6034IM belongs to TI's precision CMOS op amp family designed specifically for ultra-high-input-impedance, low-drift applications in medical, test equipment, and scientific instrumentation markets.
FAQ
What is the maximum capacitive load the LMC6034IM can drive without oscillation?
The LMC6034IM remains stable with ≥100pF capacitive loads when compensated with a 50Ω–100Ω series resistor at the output and a 5pF–10pF feedback capacitor from output to inverting input. Uncompensated, oscillation may occur above ~30pF in unity-gain follower configuration - verified in Figure 5-13 through Figure 5-16 of the SNOS609D datasheet. This behavior is consistent across all four channels of the LMC6034IM.
Does the LMC6034IM support true rail-to-rail input operation?
Yes - the LMC6034IM input common-mode voltage range extends to V− and within 1.9V of V+, as confirmed in Section 5.6 Electrical Characteristics (VCM specification). This allows direct interfacing with sensors referenced to ground in single-supply systems. The LMC6034IM achieves this via a specialized CMOS input stage that avoids PMOS/NMOS crossover distortion, unlike many "rail-to-rail input" op amps that degrade CMRR near supply rails.
Can the LMC6034IM replace LM358 in existing designs?
The LMC6034IM is pin-compatible with LM358-based quad layouts (SOIC-14), but requires validation of supply voltage (LMC6034IM max 15.5V vs LM358's 32V) and layout adaptation for ultra-low bias current (guard rings, air wiring). While it improves bandwidth (1.4MHz vs 1MHz) and input resistance (>1TΩ vs 2MΩ), its lower output current (±22mA vs ±40mA) limits drive capability. Direct replacement is feasible only in low-load, precision-focused upgrades of the LMC6034IM.
What is the guaranteed minimum open-loop gain of LMC6034IM into 600Ω load?
The LMC6034IM guarantees ≥75V/mV (37.5dB) open-loop gain into 600Ω loads at TA = –40°C to +85°C, per Section 5.6 Electrical Characteristics (AOL row, "Sourcing… RL = 600Ω"). This is 2× higher than typical CMOS op amps at same load, enabling <0.01% gain error in precision gain stages. The LMC6034IM maintains this performance across its full operating temperature range without derating.
How does the LMC6034IM's input bias current compare to TLC272?
The LMC6034IM specifies 40fA typical input bias current - over 1000× lower than TLC272's 10pA typical value. This difference directly enables applications like femtoampere current measurement and decade-long integrator stability, where TLC272's bias current would dominate error. The LMC6034IM achieves this via TI's advanced CMOS process with guarded input structures, as stated in the device description section of the SNOS609D datasheet.
LMC6034IM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- LMC®
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Not For New Designs
- Amplifier Type:
- CMOS
- Number of Circuits:
- 4
- Output Type:
- -
- Slew Rate:
- 1.1V/µs
- Gain Bandwidth Product:
- 1.4 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 0.04 pA
- Voltage - Input Offset:
- 1 mV
- Current - Supply:
- 1.5mA (x4 Channels)
- Current - Output / Channel:
- 40 mA
- Voltage - Supply Span (Min):
- 4.75 V
- Voltage - Supply Span (Max):
- 15.5 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SOIC
LMC6034IM FAQ
1.How can I place an order for LMC6034IM through Aetrix?
Please submit a Request for Quotation (RFQ) for LMC6034IM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LMC6034IM reliable?
The price and inventory of LMC6034IM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LMC6034IM is usually 5 days.
3.What payment methods are accepted for LMC6034IM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LMC6034IM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LMC6034IM?
LMC6034IM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LMC6034IM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LMC6034IM?
For technical support, including LMC6034IM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LMC6034IM requirements.
6.How does Aetrix verify that LMC6034IM is sourced from the original manufacturer or authorized distributors?
All LMC6034IM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LMC6034IM meets industry standards.
7.What is the process for return or replacement of LMC6034IM?
All LMC6034IM units undergo pre-shipment inspection (PSI). If there is an issue with LMC6034IM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LMC6034IM part is unused and in its original packaging.
Return procedure for LMC6034IM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LMC6034IM Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
