Texas Instruments LMC662CM
- Part No.:
- LMC662CM
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
LMC662CM.pdf
- Description:
- IC CMOS 2 CIRCUIT 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,085
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LMC662CM from Texas Instruments is a dual CMOS rail-to-rail output operational amplifier designed for precision single-supply operation, featuring 126dB open-loop voltage gain, ultra-low 2fA input bias current, and 1.1V/μs slew rate. It operates from 4.75V to 15.5V, delivers rail-to-rail swing into 2kΩ and 600Ω loads, and is used in high-impedance sensor interfaces and medical instrumentation signal conditioning.
For engineers reviewing the LMC662CM datasheet, LMC662CM pinout, LMC662CM application, or LMC662CM equivalent, this page provides verified specifications, SOIC-8 package details, real-world design context for low-leakage circuits, and validated alternative options for precision amplification where input bias current and offset drift are critical.
Technical Context
The LMC662CM uses a proprietary CMOS front-end topology enabling full rail-to-rail output swing while maintaining input common-mode range extending to V− (ground in single-supply mode). Its differential input stage achieves ultra-low input bias current (2fA typ) without compromising voltage gain (≥126dB) or noise performance (22nV/√Hz at 1kHz).
Unlike conventional CMOS op amps, it sustains high open-loop gain under realistic loads: ≥440 V/mV into 2kΩ and ≥220 V/mV into 600Ω at VS = 15V. Its phase margin is 50°, and it supports stable operation with capacitive loads when compensated using series output resistors or pull-up networks per TI's layout guidelines.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 4.75V to 15.5V single supply - enables direct interface with 5V and 12V systems without level-shifting. |
| Input Bias Current | 2fA typical - preserves signal integrity in picoampere-level sensor and integrator applications. |
| Input Offset Voltage | ±3mV max (LMC662AI grade) - ensures <100μV error in 3.3V reference buffers without trimming. |
| Open-Loop Gain | 126dB (typ), ≥440 V/mV into 2kΩ - maintains >60dB loop gain at unity gain with 10kΩ feedback. |
| Slew Rate | 1.1V/μs - supports 10kHz full-scale sine waves at ±5V output swing with <1% distortion. |
| Input Voltage Noise | 22nV/√Hz at 1kHz - dominates total noise in 1–10kHz bandwidths for EEG and strain-gauge preamps. |
| Common-Mode Range | Includes V− (ground) to (V+) − 1.9V - allows true single-supply operation with inputs referenced to system ground. |
Pinout & Package
LMC662CM is housed in an 8-pin SOIC (D package) with standard dual op amp pinout optimized for single-supply PCB layout and guard ring implementation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| +IN A (Pin 3) | Noninverting input, Channel A | High-impedance node requiring guard ring routing to minimize surface leakage in pH or ion-selective electrode interfaces. |
| –IN A (Pin 2) | Inverting input, Channel A | Feedback node sensitive to stray capacitance; layout must minimize trace length and parallel coupling to avoid instability. |
| OUT A (Pin 1) | Output, Channel A | Rail-to-rail capable output; requires series resistor (50–100Ω) when driving >100pF capacitive loads to maintain 50° phase margin. |
| V– (Pin 4) | Negative power supply | Ground reference in single-supply mode; must be low-impedance return path for both channels' quiescent current (400μA each). |
| +IN B (Pin 5) | Noninverting input, Channel B | Independent high-Z input; usable as reference buffer or second sensor channel with matched layout to Channel A. |
| –IN B (Pin 6) | Inverting input, Channel B | Configurable for differential or instrumentation amplifier topologies; shares same noise and bias constraints as Pin 2. |
| OUT B (Pin 7) | Output, Channel B | Independent rail-to-rail output; crosstalk to OUT A is –130dB at 1kHz, enabling simultaneous dual-channel measurement. |
| V+ (Pin 8) | Positive power supply | 15.5V max rating; decoupling capacitor (0.1μF ceramic + 10μF tantalum) required within 5mm for stable high-frequency PSRR (85dB). |
Key Features
| Feature | Design Value |
|---|---|
| Rail-to-rail output swing | Swings within 150mV of rails into 2kΩ at 15V supply - eliminates need for negative supply in battery-powered data loggers. |
| Ultra-low input bias current | 2fA typical - enables >100-second time constants in long-term integrators without significant drift. |
| Specified performance into 600Ω load | Maintains ≥220 V/mV gain and 1.1V/μs slew rate into 600Ω - supports direct drive of ADC input buffers and analog multiplexers. |
| Input common-mode range includes V− | Operates with inputs at ground potential - simplifies single-supply transducer interfacing without level-shifting circuitry. |
| Low offset voltage drift | 1.3μV/°C max - contributes <0.1mV error over 0°C to 85°C ambient, critical for uncalibrated industrial temperature sensors. |
Applications
| High-Impedance Sensor Buffer | Precision Current-to-Voltage Converter |
|---|---|
Use Scenario: Amplifying output of glass pH electrode (100MΩ–1GΩ source impedance) in portable water quality meters. IC Role / Device Role / Timing Role: High-Z noninverting buffer with guard-ringed input traces to suppress surface leakage-induced offset drift. Use Value: 2fA input bias current limits DC error to <1mV over 24-hour measurement, enabling sub-0.01pH resolution without recalibration. |
Use Scenario: Converting 0–100nA photodiode current in clinical pulse oximetry front-end. IC Role / Device Role / Timing Role: Transimpedance amplifier with 100MΩ feedback resistor and active guarding of inverting input node. Use Value: Ultra-low input bias current prevents false baseline shift; 22nV/√Hz noise enables SNR > 70dB in 1–10Hz physiological band. |
| Long-Term Integrator | Medical Instrumentation Signal Chain |
Use Scenario: Charge integration for ion-selective field-effect transistor (ISFET) biosensors in lab-on-chip platforms. IC Role / Device Role / Timing Role: Precision integrator using LMC662CM's low drift (1.3μV/°C) and rail-to-rail output to maximize dynamic range. Use Value: Enables >1000-second integration time with <1% error accumulation, supporting low-concentration analyte detection. |
Use Scenario: Front-end amplification for ECG electrodes in portable diagnostic devices operating from 3.7V Li-ion battery. IC Role / Device Role / Timing Role: Dual-channel instrumentation amplifier first stage (one LMC662CM per channel) with matched resistor networks. Use Value: Rail-to-rail output swing into 10kΩ loads preserves full 3.3V ADC input range; 126dB gain ensures >100dB CMRR with external matching. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar precision dual operational amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LMC6062IMX/NOPB | Lower input bias current (0.01fA), but reduced slew rate (0.015V/μs) and GBW (0.02MHz); requires dual supply for rail-to-rail input. | Better for femtoampere integrators; unsuitable for >1kHz signal conditioning or single-supply rail-to-rail output needs. | Select LMC6062IMX/NOPB only when ultra-low bias dominates over speed and single-supply operation is not required. |
| OPA2182IDR | Higher precision (±2μV offset, 0.003μV/°C drift), but higher supply current (560μA/ch) and no rail-to-rail output (clips 1.2V from rails). | Preferred for metrology-grade DC accuracy; cannot replace LMC662CM in 0–5V output swing or battery-critical low-IQ designs. | Choose OPA2182IDR when sub-microvolt offset stability outweighs rail-to-rail output and quiescent current constraints. |
Compared with LMC6062IMX/NOPB and OPA2182IDR, the LMC662CM uniquely balances ultra-low input bias current (2fA), rail-to-rail output, single-supply operation (4.75–15.5V), and 1.1V/μs slew rate - making it the only option among the three suitable for portable, single-supply, high-Z sensor interfaces requiring both DC precision and AC fidelity up to 10kHz.
Availability
LMC662CM is available at Aetrix Electronics and suitable for medical instrumentation, industrial sensor signal conditioning, and portable test equipment requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for LMC662CM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in precision op amp design and manufacturing.
The LMC662CM belongs to TI's LMC66x family of CMOS rail-to-rail op amps, engineered specifically for single-supply, high-impedance applications where ultra-low input bias current and wide common-mode range are essential - such as electrochemical sensors, precision integrators, and battery-powered instrumentation.
FAQ
What is the maximum capacitive load the LMC662CM can drive without oscillation?
The LMC662CM is not inherently stable with large capacitive loads. When driving >100pF, oscillation risk increases-especially in unity-gain follower configurations. TI recommends adding a 50Ω–100Ω series resistor at the output and/or a 5pF–10pF feedback capacitor from output to inverting input. With these measures, stable operation up to ~1nF is achievable. The LMC662CM datasheet Figure 5-14 confirms stability up to 500pF with proper compensation.
Does the LMC662CM support true rail-to-rail input common-mode range?
No-the LMC662CM supports rail-to-rail *output* swing and includes V− in its input common-mode range (i.e., down to ground in single-supply use), but its input does not extend to V+. Per datasheet Section 5.6, the upper limit is (V+) − 1.9V at 25°C. This means with a 5V supply, max input is ~3.1V-not the full 5V rail. So it is rail-to-rail output and ground-swinging input, not full rail-to-rail input.
What is the guaranteed input offset voltage specification for LMC662CM over temperature?
The LMC662CM (LMC662AI grade) guarantees ±3.3mV maximum input offset voltage over the full –40°C to +85°C operating range. At room temperature (25°C), the typical value is ±1mV, with a maximum of ±3mV. This is explicitly specified in Table 5.6 under "OFFSET VOLTAGE" with test condition "TA = –40°C to +85°C".
Can the LMC662CM operate from a 3.3V supply?
No-LMC662CM has a minimum recommended supply voltage of 4.75V per Section 5.3. Operation below 4.75V is outside specifications and may result in degraded rail-to-rail output swing, reduced open-loop gain, increased input bias current, or failure to meet offset and noise specs. For 3.3V systems, consider TI's LMC6482 or OPA333 families instead.
Is LMC662CM pin-compatible with LM358?
Yes-TI explicitly states in Section 6.2 that the LMC662 is pin-for-pin compatible with LM358 in SOIC-8 (D) and PDIP-8 (P) packages. However, note key differences: LMC662CM offers rail-to-rail output and lower input bias current (2fA vs 45nA), but narrower supply range (4.75–15.5V vs LM358's 3–32V) and higher cost. Direct replacement is electrically valid where supply and speed requirements align.
LMC662CM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- LMC®
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Amplifier Type:
- CMOS
- Number of Circuits:
- 2
- Output Type:
- Push-Pull, Rail-to-Rail
- Slew Rate:
- 1.1V/µs
- Gain Bandwidth Product:
- 1.4 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 0.002 pA
- Voltage - Input Offset:
- 1 mV
- Current - Supply:
- 750µA (x2 Channels)
- Current - Output / Channel:
- 40 mA
- Voltage - Supply Span (Min):
- 4.75 V
- Voltage - Supply Span (Max):
- 15.5 V
- Operating Temperature:
- 0°C ~ 70°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
LMC662CM FAQ
1.How can I place an order for LMC662CM through Aetrix?
Please submit a Request for Quotation (RFQ) for LMC662CM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LMC662CM reliable?
The price and inventory of LMC662CM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LMC662CM is usually 5 days.
3.What payment methods are accepted for LMC662CM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LMC662CM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LMC662CM?
LMC662CM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LMC662CM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LMC662CM?
For technical support, including LMC662CM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LMC662CM requirements.
6.How does Aetrix verify that LMC662CM is sourced from the original manufacturer or authorized distributors?
All LMC662CM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LMC662CM meets industry standards.
7.What is the process for return or replacement of LMC662CM?
All LMC662CM units undergo pre-shipment inspection (PSI). If there is an issue with LMC662CM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LMC662CM part is unused and in its original packaging.
Return procedure for LMC662CM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LMC662CM Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

