Texas Instruments LMC6953CM/NOPB
- Part No.:
- LMC6953CM/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
LMC6953CM/NOPB.pdf
- Description:
- IC SUPERVISOR 2 CHANNEL 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,074
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LMC6953CM/NOPB from Texas Instruments is a PCI Local Bus Power Supervisor IC compliant with PCI Specification Revision 2.1, monitoring both 5V and 3.3V supplies with independent over/under-voltage detection, power-failure sensing (5V falling below 3.3V by ≤300 mV), and active-low open-drain RESET output. It asserts reset in ≤490 ns for supply faults and holds RESET low for 100 ms after recovery, supporting desktop PCs and PCI-based add-in cards.
For engineers reviewing the LMC6953CM/NOPB datasheet, LMC6953CM/NOPB pinout, LMC6953CM/NOPB application, or LMC6953CM/NOPB equivalent, key selection criteria include PCI 2.1 compliance, dual-supply voltage supervision thresholds (e.g., VL5 = 4.10–4.70 V, VH3.3 = 3.60–4.30 V), manual reset input, adjustable 100 ms reset delay via CEXT, and SOIC-8 packaging with VDD/5V pin separation for backup capacitor support.
Technical Context
The LMC6953CM/NOPB implements five internal comparators-two for 5V window detection (over/under), two for 3.3V window detection, and one dedicated power-failure comparator comparing 5V and 3.3V pins-with all comparator positive supplies tied to VDD. Its reset logic combines fault detection outputs using wired-OR behavior, ensuring RESET goes low on any detected fault (power failure, over/under-voltage, or MR assertion) and remains low for a fixed 100 ms after fault clearance.
It features a built-in bandgap reference for stable threshold generation across temperature (−40°C to +85°C), operates from VDD = 1.55 V to 6 V, and delivers fast response: ≤90 ns for power-failure events and ≤490 ns for over/under-voltage transitions. The external capacitor on CEXT pin linearly adjusts reset delay timing without requiring additional discrete timing components.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| PCI Compliance | Meets PCI Specification Revision 2.1 for power supervision in desktop and server motherboards. |
| 5V Under-Voltage Threshold | 4.10–4.70 V at −40°C to +85°C; ensures reset during brown-out before 5V drops below PCI-compliant minimum. |
| 3.3V Over-Voltage Threshold | 3.60–4.30 V at −40°C to +85°C; prevents system operation when 3.3V exceeds safe margin for PCI peripherals. |
| Power Failure Detection | Detects 5V falling ≤300 mV below 3.3V; triggers RESET within 90 ns to halt bus activity before supply collapse. |
| Reset Delay | 100 ms nominal with 0.01 μF CEXT; provides guaranteed hold time for microprocessor initialization after recovery. |
| Supply Voltage Range | 1.55 V to 6 V on VDD; enables reliable reset assertion even during deep brown-out conditions. |
| Output Type | Open-drain RESET; allows flexible pull-up configuration and direct interface with multiple logic families. |
Pinout & Package
LMC6953CM/NOPB is housed in an 8-pin SOIC (Package Drawing D), 3.9 mm × 4.9 mm body, 1.75 mm max height, RoHS-compliant with CuSn lead finish and moisture sensitivity level (MSL) Level-1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD (Pin 1) | Internal comparator power supply | Supplies bias to all internal comparators; supports backup capacitor connection for short-term operation during 5V loss. |
| 5V (Pin 2) | 5V supply monitor input | Feeds 5V rail to window and power-failure comparators; electrically isolated from VDD to enable backup operation. |
| 3.3V (Pin 3) | 3.3V supply monitor input | Provides 3.3V rail to window and power-failure comparators; referenced against 5V for differential failure detection. |
| MR (Pin 4) | Manual reset input | Active-low CMOS-compatible input; pulls RESET low when driven ≤2.8 V; must be tied to VDD if unused. |
| PWR―GND (Pin 5) | Power ground reference | Dedicated ground return for internal comparator circuitry; separate from signal ground to reduce noise coupling. |
| GND (Pin 6) | Signal ground | Common ground reference for RESET output and external pull-up; requires low-impedance PCB connection. |
| RESET (Pin 7) | Active-low reset output | Open-drain output asserted low on any fault; requires external 4.7 kΩ pull-up to VDD or 3.3V for proper logic level. |
| CEXT (Pin 8) | Reset delay timing capacitor | Connects to external capacitor (e.g., 0.01 μF) to set 100 ms reset hold time; linear relationship enables precise adjustment. |
Key Features
| Feature | Design Value |
|---|---|
| PCI 2.1 Compliance | Guarantees interoperability with PCI Local Bus systems including desktop PCs, servers, and add-in cards per specification limits. |
| Dual-Supply Monitoring | Simultaneous 5V and 3.3V supervision with independent thresholds eliminates need for separate supervisors or external resistive dividers. |
| VDD/5V Pin Separation | Enables use of external capacitor on VDD to sustain internal comparator operation during brief 5V interruptions, improving fault coverage. |
| Sub-100 ns Power-Failure Response | 90 ns max detection of 5V collapse relative to 3.3V ensures immediate reset before bus arbitration or data corruption occurs. |
| Adjustable Reset Timing | CEXT pin accepts standard ceramic capacitors to scale reset delay linearly-no trimming resistors or complex RC networks required. |
Applications
| Desktop PC Motherboard | PCI Add-in Card |
|---|---|
|
Use Scenario: Mainboard power sequencing during cold boot and brown-out events. IC Role / Device Role / Timing Role: Supervises 5V and 3.3V rails, asserts RESET until both supplies stabilize within PCI-specified windows, then holds for 100 ms. Use Value: Prevents CPU and chipset initialization under marginal voltage, eliminating boot failures and memory corruption. |
Use Scenario: Power integrity monitoring on graphics or network expansion cards. IC Role / Device Role / Timing Role: Detects local 5V/3.3V faults or upstream power collapse via power-failure comparator, forcing card reset independently of motherboard state. Use Value: Enables autonomous recovery without host intervention, reducing system-level hangs caused by faulty add-in cards. |
| Network Server Backplane | Industrial PCI-Based Controller |
|
Use Scenario: Redundant power supply handover and hot-swap detection in multi-rail server chassis. IC Role / Device Role / Timing Role: Monitors primary and secondary 5V sources; triggers RESET on differential drop between rails (power-failure mode) to synchronize failover. Use Value: Ensures deterministic reset timing during supply switching, preventing race conditions in PCIe link training and firmware handshake. |
Use Scenario: Embedded control system with legacy PCI interface operating in harsh industrial environments. IC Role / Device Role / Timing Role: Provides robust brown-out protection with 1.55 V minimum VDD operation and wide temperature range (−40°C to +85°C). Use Value: Maintains supervisory function during extended voltage sags or thermal stress, avoiding uncontrolled reboots in mission-critical automation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar power supervisor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3808G18 | Single-supply (1.8V) supervisor with programmable delay; lacks dual-rail monitoring and PCI-specific thresholds. | Designed for low-voltage microcontrollers-not suitable for PCI 5V/3.3V bus supervision. | Select only for non-PCI embedded systems requiring ultra-low supply voltage operation. |
| MAX6953 | Legacy Maxim part with similar pinout but different thresholds (VL5 = 4.63 V typ), no power-failure comparator, and no PCI 2.1 certification. | Used in older ISA/PCI hybrid designs; not validated for modern PCI 2.1 timing or voltage margins. | Consider only for legacy repair or backward-compatible replacements where PCI compliance is not enforced. |
Compared with LMC6953CM/NOPB, TPS3808G18 offers lower supply voltage support but omits critical PCI functions like power-failure detection and dual-rail windowing, while MAX6953 provides mechanical compatibility but fails to meet PCI 2.1's 300 mV power-failure differential and 490 ns response time requirements.
Availability
LMC6953CM/NOPB is available at Aetrix Electronics and suitable for desktop PCs, PCI-based servers, network equipment, and industrial embedded controllers requiring stable component supply across long-lifecycle deployments.
Supply support for LMC6953CM/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with decades of experience in power management and interface solutions.
The LMC6953CM/NOPB belongs to TI's legacy PCI power supervision product line, engineered specifically to enforce PCI Specification Revision 2.1 compliance in desktop, server, and industrial computing platforms.
FAQ
What is the minimum VDD voltage required for reliable RESET assertion in LMC6953CM/NOPB?
The LMC6953CM/NOPB specifies a minimum VDD of 1.55 V to ensure consistent RESET assertion during brown-out conditions. This allows the device to remain functional and assert reset even when the main 5V supply collapses significantly, supporting robust system initialization integrity. Below 1.55 V, comparator accuracy and output drive capability degrade, risking undetected faults. The LMC6953CM/NOPB datasheet confirms this limit under DC Electrical Characteristics.
How does the power-failure detection function work in LMC6953CM/NOPB?
The LMC6953CM/NOPB detects power failure by continuously comparing the 5V and 3.3V supply pins: RESET is asserted when the 5V pin falls ≤300 mV below the 3.3V pin, with a maximum response time of 90 ns. This differential sensing is implemented via a dedicated internal comparator referenced to the 3.3V rail, enabling rapid shutdown before bus contention or data loss occurs. The function operates independently of absolute voltage levels, making it effective during asymmetric supply collapse.
Can LMC6953CM/NOPB monitor only one supply voltage, or is dual-supply operation mandatory?
LMC6953CM/NOPB is designed for mandatory dual-supply monitoring: both 5V and 3.3V inputs must be connected for full PCI 2.1 compliance and correct reset behavior. The device asserts RESET if either supply violates its window or if the power-failure condition occurs; leaving either pin unconnected disables critical fault detection paths. While VDD can be tied to 5V in simplified applications, the 5V and 3.3V pins must still receive valid voltages to satisfy the truth table and timing specifications defined in the LMC6953CM/NOPB datasheet.
What is the purpose of separating VDD and 5V pins on LMC6953CM/NOPB?
The VDD and 5V pins are separated to enable backup power functionality: VDD supplies internal comparators and can be connected to a capacitor that sustains operation during brief 5V interruptions, while the 5V pin feeds only the monitoring comparators. This architecture allows the LMC6953CM/NOPB to detect and respond to power failure even if the main 5V rail collapses, provided the backup capacitor maintains VDD above 1.55 V. The separation is essential for achieving the specified 90 ns power-failure response and is explicitly detailed in the LMC6953CM/NOPB application note.
Is LMC6953CM/NOPB still recommended for new designs?
No-LMC6953CM/NOPB is marked NRND (Not Recommended for New Designs) per TI's Package Option Addendum. It remains in production to support existing customers but TI advises migration to newer alternatives for new projects. Designers should verify current status via TI's official product folder and consider functional replacements only after validating electrical, timing, and compliance requirements against the LMC6953CM/NOPB datasheet and PCI 2.1 specification.
LMC6953CM/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 2
- Voltage - Threshold:
- 3.3V, 5V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 100ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
LMC6953CM/NOPB FAQ
1.How can I place an order for LMC6953CM/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for LMC6953CM/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LMC6953CM/NOPB reliable?
The price and inventory of LMC6953CM/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LMC6953CM/NOPB is usually 5 days.
3.What payment methods are accepted for LMC6953CM/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LMC6953CM/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LMC6953CM/NOPB?
LMC6953CM/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LMC6953CM/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LMC6953CM/NOPB?
For technical support, including LMC6953CM/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LMC6953CM/NOPB requirements.
6.How does Aetrix verify that LMC6953CM/NOPB is sourced from the original manufacturer or authorized distributors?
All LMC6953CM/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LMC6953CM/NOPB meets industry standards.
7.What is the process for return or replacement of LMC6953CM/NOPB?
All LMC6953CM/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LMC6953CM/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LMC6953CM/NOPB part is unused and in its original packaging.
Return procedure for LMC6953CM/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LMC6953CM/NOPB Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

