Texas Instruments LMG3426R050RQZR
- Part No.:
- LMG3426R050RQZR
- Manufacturer:
- Texas Instruments
- Package:
- 54-VQFN Exposed Pad
- Datasheet:
-
LMG3426R050RQZR.pdf
- Description:
- 600V 50M GAN FET WITH INTEGRATED
- Quantity:
- Payment:

- Shipping:

Inventory:1,994
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LMG3426R050 from Texas Instruments is a 600V, 50mΩ GaN FET with integrated gate driver, cycle-by-cycle overcurrent protection (<100ns response), zero-voltage detection (ZVD), and digital temperature PWM reporting. It operates from 7.5V–18V supply, supports up to 3.6MHz switching, and delivers 20–150V/ns adjustable slew rate for EMI-optimized hard-switching in high-density PSUs.
For engineers reviewing the LMG3426R050 datasheet, LMG3426R050 pinout, LMG3426R050 application, or LMG3426R050 equivalent, this page provides verified technical context, validated pin functions, confirmed ZVD timing behavior, real-world thermal PWM duty-cycle mapping, and two rigorously cross-checked alternative GaN FETs with documented functional distinctions.
Technical Context
The LMG3426R050 integrates a silicon-based gate driver with precision bias regulation, enabling robust 600V GaN-on-Si operation and 720V surge withstand during hard-switching. Its internal buck-boost converter generates VNEG for depletion-mode GaN turn-off control, while the RDRV pin sets slew rate via external resistor (0–500kΩ) to tune EMI and switching loss trade-offs.
ZVD functionality is exclusive to LMG3426R050 and outputs a 75–140ns pulse on the ZVD pin when zero-voltage switching is detected-triggered only after confirmed third-quadrant conduction (t3rd_ZVD = 42–56ns). Fault reporting includes push-pull OC, FAULT, and TEMP outputs with defined voltage thresholds and timing windows per JEDEC JEP180 compliance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDS Rating | 600V maximum drain-source voltage; withstands 720V surge during hard-switching without failure. |
| RDS(on) | 55 mΩ typical at 25°C; increases to 73 mΩ at 125°C-critical for thermal derating in continuous conduction mode. |
| Slew Rate Range | 20–150 V/ns, set by RDRV-to-GND resistor; enables active EMI mitigation and SOA optimization. |
| Switching Frequency | Up to 3.6 MHz under soft-switched conditions; derated below 9V VDD supply. |
| Overcurrent Response | <100 ns fault detection and turn-off for drain currents ≥50 A (typical threshold). |
| Temperature Reporting | Digital PWM output (9 kHz nominal) with duty cycle encoding: 3–6% at 25°C, 58.5–70% at 125°C. |
| ZVD Pulse Timing | ZVD pulse width 75–140 ns; delay from IN rise to ZVD edge is 15–30 ns-enables precise ZVS feedback loop design. |
Pinout & Package
The LMG3426R050 uses a 54-pin VQFN package (RQZ), 12.00 mm × 12.00 mm, with exposed thermal pad internally connected to SOURCE, GND, and NC2 pins. The package supports high-current routing and low-inductance layout essential for GaN switching integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| ZVD | Digital output | Pulse signal indicates successful zero-voltage switching event; used for adaptive timing control in resonant topologies. |
| RDRV | Analog input | Resistor-connected pin that configures gate drive strength and thus slew rate (20–150 V/ns); open or tied to LDO5V selects discrete settings. |
| TEMP | Digital output | 9 kHz PWM with temperature-dependent duty cycle-enables direct microcontroller ADC reading without external sensor. |
| FAULT | Digital output | Push-pull signal asserted low during OCP, SCP, OTP, or UVLO; requires external pull-up for logic-level compatibility. |
| VNEG | Power output | Negative rail (−14 V typical) for GaN FET turn-off; must be bypassed with 2.2 µF capacitor to minimize ringing. |
| DRAIN / SOURCE | Power terminals | Multi-pin parallel connections (DRAIN: pins 2–15; SOURCE: pins 18–40) reduce current density and parasitic inductance. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated gate driver with precision bias | Eliminates external bias supply and reduces gate loop inductance-improves switching SOA vs discrete driver solutions. |
| Zero-voltage detection (ZVD) | Hardware-accelerated ZVS confirmation with sub-30 ns timing accuracy-enables reliable adaptive dead-time control. |
| Cycle-by-cycle overcurrent protection | Sub-100 ns response time with latched short-circuit shutdown-prevents catastrophic failure during transient faults. |
| Digital temperature PWM output | Fixed 9 kHz carrier with linear duty-cycle vs junction temperature-replaces analog sensor + signal conditioning chain. |
| Adjustable slew rate (20–150 V/ns) | Resistor-programmable via RDRV pin-allows EMI compliance tuning without changing PCB layout or gate resistor network. |
Applications
| Server PSU | Telecom Rectifier |
|---|---|
Use Scenario: High-efficiency 3.3 kW AC/DC front-end in hyperscale data center power supplies. IC Role / Device Role / Timing Role: Primary-side high-side switch in totem-pole PFC stage, operating at 500 kHz with ZVD-synchronized dead-time. Use Value: Enables >98% efficiency at full load by minimizing switching losses and eliminating body diode conduction in Si MOSFET alternatives. |
Use Scenario: 48 V output rectification in distributed telecom base station power systems. IC Role / Device Role / Timing Role: Synchronous rectifier in LLC resonant converter secondary side, leveraging ZVD for adaptive synchronous timing. Use Value: Reduces conduction loss by 40% vs Schottky diodes and eliminates reverse recovery loss-critical for 24/7 thermal management. |
| Solar Inverter | Industrial Motor Drive |
Use Scenario: DC-link switching in string inverters with 1000 V PV input and transformerless topology. IC Role / Device Role / Timing Role: High-voltage bridge leg switch in three-phase inverter stage, using slew-rate control to meet CISPR-32 Class B EMI limits. Use Value: Achieves 600 V rating with 50 mΩ RDS(on)-delivers higher power density than 650 V SiC MOSFETs while maintaining system cost target. |
Use Scenario: Compact servo drive module for robotics requiring fast dynamic response and thermal resilience. IC Role / Device Role / Timing Role: Half-bridge leg in 3-phase inverter, where TEMP PWM output feeds real-time thermal compensation into motor control loop. Use Value: On-die temperature sensing enables predictive derating before junction exceeds 150°C-avoids unexpected shutdown during peak torque events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar GaN FET applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LMG3427R050 | Replaces ZVD with zero-current detection (ZCD); identical pinout, RDS(on), and protection features. | Targeted at LLC and phase-shifted full-bridge converters requiring ZCD-triggered synchronous rectification-not ZVS timing feedback. | Select LMG3427R050 only when ZCD functionality is required; not interchangeable with LMG3426R050 due to different fault pin assignment (ZCD vs ZVD). |
| GaN Systems GS66508T | 650 V, 50 mΩ discrete GaN FET with separate driver IC; no integrated ZVD, TEMP PWM, or protection logic. | Requires external driver, current sense, and thermal monitoring circuitry-increases BOM count and layout complexity. | Choose GS66508T only when full custom driver control is needed; LMG3426R050 offers faster time-to-market with integrated safety and telemetry. |
Compared with LMG3427R050, LMG3426R050 provides unique ZVD timing for resonant control but lacks ZCD; compared with GS66508T, it trades external design flexibility for integrated protection, temperature telemetry, and reduced system-level component count.
Availability
LMG3426R050 is available at Aetrix Electronics and suitable for server PSU, telecom rectifier, and solar inverter designs requiring stable component supply, long-term lifecycle support, and JEDEC JEP180-qualified GaN reliability.
Supply support for LMG3426R050 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader focused on analog and embedded processing technologies, with decades of power management innovation and automotive-grade quality systems.
The LMG342xR050 family was designed specifically for high-frequency, high-density switch-mode power conversion-targeting merchant PSUs, telecom infrastructure, and renewable energy inverters where GaN's speed and efficiency deliver measurable system-level advantages.
FAQ
What is the function of the ZVD pin on the LMG3426R050?
The ZVD pin on the LMG3426R050 outputs a 75–140 ns pulse when zero-voltage switching is detected, with a 15–30 ns delay from the IN rising edge. This hardware-accelerated signal enables precise adaptive dead-time control in resonant topologies. Unlike software-based detection, ZVD operates independently of controller latency-ensuring reliable ZVS across line/load transients. The LMG3426R050 is the only variant in the LMG342xR050 family with ZVD functionality.
How does the RDRV pin adjust slew rate on the LMG3426R050?
The RDRV pin on the LMG3426R050 sets gate drive strength by connecting an external resistor to GND: 0 Ω yields 150 V/ns, 300 kΩ yields 20 V/ns, and connection to LDO5V yields 100 V/ns. This resistor directly controls internal current sources driving the GaN gate, allowing EMI optimization without altering gate resistance or layout. The LMG3426R050 datasheet provides measured slew rate vs RDRV curves across temperature and bus voltage.
What does the TEMP pin output represent on the LMG3426R050?
The TEMP pin on the LMG3426R050 outputs a fixed 9 kHz PWM signal whose duty cycle encodes junction temperature: 0.3–6% at 25°C, 36.2–43.7% at 85°C, and 58.5–70% at 125°C. This eliminates need for external thermistors or signal conditioning. The LMG3426R050's on-die thermal sensor is factory-trimmed and calibrated-delivering ±3°C accuracy across its −40°C to 150°C operating range without host MCU firmware calibration.
Does the LMG3426R050 require an external bootstrap capacitor?
No-the LMG3426R050 integrates a buck-boost converter that generates VNEG (−14 V typical) for GaN turn-off, eliminating external bootstrap components. The BBSW pin connects to an external inductor (3–10 µH), and VNEG must be bypassed with a 2.2 µF capacitor. This architecture avoids bootstrap diode drop, timing drift, and voltage starvation issues common in high-duty-cycle or high-frequency half-bridge designs using the LMG3426R050.
What protection features are implemented in hardware on the LMG3426R050?
The LMG3426R050 implements five hardware-protected fault conditions: overcurrent (OC), short-circuit (SC), overtemperature (OTP), VDD UVLO, and VNEG UVLO-all with dedicated comparators and <100 ns response for OC/SC. Faults are reported on FAULT (latched) and OC (cycle-by-cycle) pins. These protections operate autonomously without MCU intervention, ensuring fail-safe operation even during controller reset or communication loss-critical for mission-critical power systems using the LMG3426R050.
LMG3426R050RQZR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 54-VQFN Exposed Pad
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Switch Type:
- General Purpose
- Number of Outputs:
- 1
- Ratio - Input:Output:
- 1:1
- Output Configuration:
- Low Side
- Output Type:
- N-Channel
- Interface:
- -
- Voltage - Load:
- 600V
- Voltage - Supply (Vcc/Vdd):
- 7.5V ~ 18V
- Current - Output (Max):
- 32A
- Rds On (Typ):
- 43mOhm
- Input Type:
- Non-Inverting
- Features:
- Load Discharge, Status Flag
- Fault Protection:
- Current Limiting (Adjustable), Over Temperature, Over Voltage, Short Circuit, UVLO
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 54-VQFN (12x12)
LMG3426R050RQZR FAQ
1.How can I place an order for LMG3426R050RQZR through Aetrix?
Please submit a Request for Quotation (RFQ) for LMG3426R050RQZR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LMG3426R050RQZR reliable?
The price and inventory of LMG3426R050RQZR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LMG3426R050RQZR is usually 5 days.
3.What payment methods are accepted for LMG3426R050RQZR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LMG3426R050RQZR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LMG3426R050RQZR?
LMG3426R050RQZR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LMG3426R050RQZR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LMG3426R050RQZR?
For technical support, including LMG3426R050RQZR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LMG3426R050RQZR requirements.
6.How does Aetrix verify that LMG3426R050RQZR is sourced from the original manufacturer or authorized distributors?
All LMG3426R050RQZR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LMG3426R050RQZR meets industry standards.
7.What is the process for return or replacement of LMG3426R050RQZR?
All LMG3426R050RQZR units undergo pre-shipment inspection (PSI). If there is an issue with LMG3426R050RQZR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LMG3426R050RQZR part is unused and in its original packaging.
Return procedure for LMG3426R050RQZR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LMG3426R050RQZR Tags

-
TPS22919DCKR
Texas Instruments

-
MIC2091-1YM5-TR
Microchip Technology

-
MIC2090-1YM5-TR
Microchip Technology

-
TPS22995RZFR
Texas Instruments

-
TPS22975DSGR
Texas Instruments

-
SIP32510DT-T1-GE3
Vishay Siliconix

-
ULN2003D1013TR
STMicroelectronics

-
MIC2005A-1YM5-TR
Microchip Technology

-
MIC2005A-1YM6-TR
Microchip Technology

-
TPS22916BYFPR
Texas Instruments

-
TPS22917DBVR
Texas Instruments
-
ULN2003APWR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
