Texas Instruments LMH0026MHX
- Part No.:
- LMH0026MHX
- Manufacturer:
- Texas Instruments
- Category:
- Video Processing
- Package:
- 20-PowerTSSOP (0.173", 4.40mm Width)
- Datasheet:
-
LMH0026MHX.pdf
- Description:
- IC VIDEO RECLOCKER 20HTSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,130
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LMH0026MHX from Texas Instruments is a dedicated SD-SDI reclocker IC that retimes 270 Mbps serial digital video data per SMPTE 259M-C, suppresses accumulated jitter, and delivers two differential LVPECL-compatible outputs - one fixed data output (SDO) and one configurable output (SCO/SDO2) selectable as either second retimed data or low-jitter 270 MHz clock. It operates from a single 3.3 V supply, consumes 330 mW typical, and targets digital video routing and DVB-ASI equipment.
For engineers reviewing the LMH0026MHX datasheet, LMH0026MHX pinout, LMH0026MHX application, or LMH0026MHX equivalent, key selection criteria include its 270 Mbps SMPTE 259M-C compliance, dual-differential output flexibility, 0.02–0.08 UIP-P output jitter performance, 20-pin HTSSOP package with exposed DAP, and LVCMOS control interface with lock detect and SD indicator outputs.
Technical Context
The LMH0026MHX implements a PLL-based reclocking architecture with a 27 MHz crystal or external reference input, loop filter pins (LF1/LF2) supporting a fixed 56 nF capacitor, and automatic or manual bypass modes. Its VCO/PLL recovers the 270 Mbps data-rate clock and re-times incoming CML/LVPECL-compatible SDI signals to produce low-jitter outputs.
Control logic includes SCO_EN (selects SCO/SDO2 function), OUTPUT MUTE (LVCMOS-active-low muting), BYPASS/AUTO BYPASS (LVCMOS-active-high forced bypass or auto-unlock bypass), LOCK DETECT (LVCMOS-active-high PLL lock status), and SD (LVCMOS-active-high 270 Mbps detection). All serial I/Os are differential, 100 Ω-terminated compatible, and support DC or AC coupling.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data Rate | 270 Mbps - precisely matches SMPTE 259M-C and DVB-ASI standard timing for SD digital video transport. |
| Output Jitter (SDO) | 0.02–0.08 UIP-P - ensures robust eye opening and bit-error-rate margin in long-cable or multi-stage SDI systems. |
| Reference Clock | 27 MHz ±50 ppm - enables stable PLL lock without requiring high-precision oscillators; supports parallel-resonant crystals or LVCMOS clocks. |
| Supply Voltage | 3.3 V ±5% - single-rail operation simplifies power design and aligns with common video interface logic families. |
| Power Consumption | 330 mW typical - enables thermal management in dense video router PCB layouts without forced airflow. |
| Operating Temperature | −40°C to +85°C - certified for industrial-grade deployment in broadcast infrastructure and field-deployable equipment. |
| Differential Output Level | 800 mVP-P ±10% into 100 Ω - ensures compatibility with downstream LVPECL/CML receivers including TI's LMH0001 cable driver. |
Pinout & Package
LMH0026MHX is housed in a thermally enhanced 20-pin HTSSOP (PWP) package with an exposed die attach pad (DAP) electrically connected to VEE (ground); DAP must be soldered to a ground plane for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2 | LF1, LF2 | Loop filter nodes - require external 56 nF capacitor between them; fixed value ensures stable PLL bandwidth of ~300 kHz. |
| 5, 6 | SDI, SDI | Differential serial data input - LVPECL/CML-compatible, no internal termination; accepts 270 Mbps SMPTE 259M-C signals. |
| 8 | BYPASS/AUTO BYPASS | LVCMOS control - high forces transparent bypass; low enables auto-bypass on unlock or unsupported rate. |
| 9 | OUTPUT MUTE | LVCMOS control - low mutes both SDO and SCO/SDO2 outputs; internal pull-up enables default active state. |
| 10, 11 | XTAL IN/EXT CLK, XTAL OUT | 27 MHz reference interface - supports parallel-resonant crystal (20 pF load, ≤40 Ω ESR) or LVCMOS clock source. |
| 12 | LOCK DETECT | LVCMOS indicator - high indicates valid 270 Mbps input and stable PLL lock; used for system fault detection or output muting. |
| 13, 14 | SCO/SDO2, SCO/SDO2 | Configurable differential output - selected by SCO_EN as either second retimed data or 270 MHz clock (±3 ps RMS jitter). |
| 16, 17 | SDO, SDO | Primary differential data output - always active, LVPECL-compatible, 800 mVP-P, drives 100 Ω terminated loads. |
| 19 | SD | LVCMOS indicator - high only when locked to 270 Mbps; used to configure SD/HD edge rate on compatible cable drivers. |
| 20 | SCO_EN | LVCMOS control - high selects clock mode on SCO/SDO2; internal pulldown defaults to data mode (low). |
Key Features
| Feature | Design Value |
|---|---|
| Dual differential outputs with mode select | One fixed SDO + one SCO/SDO2 configurable via SCO_EN as either second data or 270 MHz clock - eliminates need for external clock buffer in SDI distribution trees. |
| Sub-0.1 UIP-P output jitter | 0.02–0.08 UIP-P at 270 Mbps - restores signal integrity degraded by cable loss or cascaded equalizers, meeting SMPTE jitter budget requirements. |
| Auto-bypass on loss-of-lock | Automatic reclocker disable when input signal is lost or invalid - maintains signal continuity during transient faults without system-level intervention. |
| Integrated SD indicator | Dedicated LVCMOS SD pin asserts high only at 270 Mbps lock - enables automatic configuration of downstream SD/HD cable drivers (e.g., LMH0002) without software polling. |
| Thermally optimized HTSSOP | 20-pin HTSSOP with exposed DAP (θJA = 26.6°C/W) - supports sustained 330 mW operation in compact video processing modules without heatsinking. |
Applications
| Digital Video Routers | DVB-ASI Equipment |
|---|---|
|
Use Scenario: Re-timing and fan-out of SMPTE 259M-C signals across multiple output paths in broadcast-grade video routers. IC Role / Device Role / Timing Role: Reclocker with dual differential outputs - cleans jitter from upstream sources (e.g., equalizers) and provides synchronized copies for switching fabric inputs. Use Value: Enables reliable 1:N signal distribution with <0.08 UIP-P jitter accumulation, preserving eye diagram integrity across ≥8 output ports. |
Use Scenario: Signal conditioning in DVB-ASI transport stream receivers and multiplexers operating at 270 Mbps. IC Role / Device Role / Timing Role: SD-SDI reclocker - restores timing accuracy of ASI data after long coaxial runs or through legacy demodulator stages. Use Value: Reduces bit error rate by suppressing input jitter >0.6 UIP-P, ensuring robust MPEG-2 TS packet recovery in headend equipment. |
| Digital Video Editing Systems | Video Format Converters |
|
Use Scenario: Interfacing between baseband SDI sources and FPGA-based frame synchronizers or color correctors. IC Role / Device Role / Timing Role: Jitter-suppressing reclocker - provides clean, low-skew clock/data pairs to FPGA transceivers with strict setup/hold margins. Use Value: Eliminates metastability risk in FPGA capture logic by delivering 270 Mbps data aligned to a <3 ps RMS clock with precise 10% centering. |
Use Scenario: Bridging SD-SDI and HD-SDI domains in standards converters using TI's LMH0031 deserializer and LMH0030 serializer. IC Role / Device Role / Timing Role: SD domain timing anchor - generates stable 270 MHz clock and retimed data for SD-to-HD upconversion pipelines. Use Value: Provides phase-coherent clock reference (via SCO/SDO2) to HD serializers, minimizing inter-field timing artifacts during format translation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar SD-SDI reclocking applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LMH0046MHX | Pin-compatible 20-pin HTSSOP; supports identical 270 Mbps SD-SDI but adds HD-SDI (1.485 Gbps) capability and wider input jitter tolerance (≥6 UIP-P). | Required for hybrid SD/HD infrastructure where future HD upgrade path is needed; not drop-in for pure SD-only designs due to higher power (420 mW). | Select LMH0046MHX only if HD-SDI support or extended jitter immunity is required; LMH0026MHX remains optimal for cost- and power-sensitive SD-only deployments. |
| LMH0346RTVT | Same 270 Mbps SD-SDI function but in 32-pin QFN; integrates internal loop filter and eliminates external 56 nF capacitor; lower jitter (0.015 UIP-P) and 2.5 V supply option. | Suitable for space-constrained PCBs where component count reduction and layout simplicity outweigh HTSSOP footprint familiarity. | Choose LMH0346RTVT for new designs prioritizing BOM reduction and jitter margin; LMH0026MHX preferred for legacy HTSSOP-based platforms or where crystal-based reference is mandatory. |
Compared with LMH0026MHX, LMH0046MHX extends functionality to HD-SDI at higher power and cost, while LMH0346RTVT reduces external components and improves jitter but changes package and supply flexibility - LMH0026MHX remains the most balanced choice for dedicated, cost-optimized SD-SDI reclocking.
Availability
LMH0026MHX is available at Aetrix Electronics and suitable for digital video routers, DVB-ASI transport equipment, and broadcast editing systems requiring stable component supply, long-term lifecycle assurance, and SMPTE-compliant signal integrity.
Supply support for LMH0026MHX includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with decades of leadership in broadcast video interface solutions.
The LMH0026MHX belongs to TI's LMH video interface product line, engineered specifically for SMPTE-compliant serial digital video signal conditioning - emphasizing jitter suppression, differential signaling integrity, and seamless integration with TI's ecosystem of equalizers and cable drivers.
FAQ
What is the primary function of the LMH0026MHX in an SDI signal chain?
The LMH0026MHX functions as a dedicated SD-SDI reclocker that retimes 270 Mbps serial digital video data per SMPTE 259M-C to suppress accumulated jitter. It recovers the data-rate clock, provides two differential LVPECL-compatible outputs (one fixed, one configurable), and includes lock detection and SD-rate indication - all within a single 20-pin HTSSOP package. The LMH0026MHX is not a serializer/deserializer or equalizer; it operates strictly as a jitter-cleaning repeater stage.
Can the LMH0026MHX operate without an external crystal?
No - the LMH0026MHX requires a 27 MHz timing reference applied to the XTAL IN/EXT CLK pin. This may be either a parallel-resonant 27 MHz crystal (with 20 pF load capacitance and ≤40 Ω series resistance) connected across XTAL IN/EXT CLK and XTAL OUT, or a 27 MHz LVCMOS-compatible clock signal driven directly into XTAL IN/EXT CLK. The device lacks an internal oscillator and cannot function without this reference.
How does the SCO_EN pin affect the behavior of the LMH0026MHX?
The SCO_EN pin determines the function of the SCO/SDO2 differential output pair: when SCO_EN is low (default, due to internal pulldown), SCO/SDO2 delivers a second retimed serial data output; when SCO_EN is high, SCO/SDO2 delivers a low-jitter 270 MHz serial data-rate clock. This selection is independent of OUTPUT MUTE and BYPASS/AUTO BYPASS states, though SCO/SDO2 is muted when OUTPUT MUTE is low or when bypass is active in clock mode.
What is the significance of the exposed DAP on the LMH0026MHX package?
The exposed die attach pad (DAP) on the LMH0026MHX is electrically connected to VEE (ground) and serves as the primary thermal and electrical return path. It must be soldered to a solid PCB ground plane to ensure proper thermal dissipation (θJA = 26.6°C/W) and stable operation at 330 mW. Leaving the DAP unconnected or floating violates the absolute maximum ratings and risks thermal shutdown or functional instability.
Does the LMH0026MHX support DVB-ASI operation, and how does it differ from SMPTE 259M-C use?
Yes - the LMH0026MHX supports DVB-ASI at 270 Mbps using the same 270 Mbps data path, PLL, and output structure as SMPTE 259M-C. No configuration change is needed; the device treats both standards identically since they share identical data rate, encoding (8B/10B not used), and electrical characteristics. The LMH0026MHX does not decode or interpret ASI packet content - it purely retimes the raw serial bitstream.
LMH0026MHX Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 20-PowerTSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Function:
- Reclocker
- Applications:
- Professional Video
- Standards:
- DVB-ASI, SMPTE
- Control Interface:
- Serial
- Voltage - Supply:
- 3.135V ~ 3.465V
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 20-HTSSOP
LMH0026MHX FAQ
1.How can I place an order for LMH0026MHX through Aetrix?
Please submit a Request for Quotation (RFQ) for LMH0026MHX on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LMH0026MHX reliable?
The price and inventory of LMH0026MHX are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LMH0026MHX is usually 5 days.
3.What payment methods are accepted for LMH0026MHX?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LMH0026MHX transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LMH0026MHX?
LMH0026MHX orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LMH0026MHX order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LMH0026MHX?
For technical support, including LMH0026MHX datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LMH0026MHX requirements.
6.How does Aetrix verify that LMH0026MHX is sourced from the original manufacturer or authorized distributors?
All LMH0026MHX products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LMH0026MHX meets industry standards.
7.What is the process for return or replacement of LMH0026MHX?
All LMH0026MHX units undergo pre-shipment inspection (PSI). If there is an issue with LMH0026MHX, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LMH0026MHX part is unused and in its original packaging.
Return procedure for LMH0026MHX:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LMH0026MHX Tags

-
HDMI2C1-6C1
STMicroelectronics

-
ADA4430-1YKSZ-R7
Analog Devices Inc.

-
LM1881MX/NOPB
Texas Instruments

-
SN75DP130SSRGZR
Texas Instruments

-
EQCO30T5.2
Microchip Technology
-
LMH1980MM/NOPB
Texas Instruments

-
EQCO30R5.D
Microchip Technology

-
SII9022ACNU
Lattice Semiconductor Corporation

-
SN65DP159RGZR
Texas Instruments

-
SN65DP159RSBR
Texas Instruments

-
SN65DP141RLJR
Texas Instruments

-
LMH0303SQ/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

