Texas Instruments LMH0031VS-TI
- Part No.:
- LMH0031VS-TI
- Manufacturer:
- Texas Instruments
- Category:
- Video Processing
- Package:
- 64-TQFP
- Datasheet:
-
LMH0031VS-TI.pdf
- Description:
- CONSUMER CIRCUIT, CMOS, PQFP64
- Quantity:
- Payment:

- Shipping:

Inventory:2,587
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LMH0031VS-TI from Texas Instruments is an SMPTE 292M/259M digital video deserializer/descrambler IC that converts 1.485 Gbps HD or 270 Mbps SD serial digital video into synchronized 20-bit or 10-bit parallel data. It performs clock/data recovery, NRZI-to-NRZ conversion, CRC/EDH checking, ancillary data extraction, and auto-detects video format (SMPTE 274M, 296M, 125M, etc.). It is used in broadcast-grade video routers, standards converters, and digital video test equipment.
For engineers reviewing the LMH0031VS-TI datasheet, LMH0031VS-TI pinout, LMH0031VS-TI application, or LMH0031VS-TI equivalent, key selection considerations include its dual-rate SD/HD support (270 Mbps–1.485 Gbps), on-chip 4-deep video FIFO for timing alignment, built-in BIST/TPG for production test, LVDS/ECL-compatible serial inputs, and LVCMOS-compatible parallel outputs with auto-format detection.
Technical Context
The LMH0031VS-TI implements a CDR-based PLL with sub-500 µs lock time at 1.485 Gbps and supports both SMPTE 259M (SD) and SMPTE 292M (HD) standards with automatic rate and raster detection. Its descrambler uses the X⁹+X⁴+1 polynomial and includes LSB de-dithering for vertical blanking interval data.
It integrates dual-path processing: a primary video path delivering aligned DV[19:0] output with VCLK (27–74.25 MHz), and a configurable ancillary data path with 259-word FIFO, masking, and ID-based packet filtering per SMPTE 291M. The multi-function I/O port enables real-time access to register-mapped indicators and controls without host bus overhead.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Serial Data Rate | Supports 270 Mbps, 360 Mbps, 540 Mbps, 1.483 Gbps, and 1.485 Gbps - covers all SMPTE 259M Level C/D, 344M, and 292M HD-SDI rates. |
| Parallel Output Width | 20-bit for HD (DV[19:0], luma/chroma split), 10-bit for SD (DV[9:0] only) - matches SMPTE 274M/296M and 125M formats. |
| Video FIFO Depth | Adjustable 0–4 parallel clock cycles - enables precise output delay tuning for system-level timing alignment and TRS look-ahead. |
| Power Supplies | +3.3 V for I/O (VDDIO/VDDSI), +2.5 V for logic/PLL (VDDD/VDDPLL) - separates noise-sensitive analog and digital domains. |
| Built-in Test | Integrated BIST with HD/SD test patterns, 75% saturation color bar, and PLL/EQ pathological stimuli - enables board-level functional validation without external pattern generator. |
| Input Compatibility | LVDS- and ECL-compatible differential or single-ended SDI inputs - interoperates with TI LMH0030 serializer and legacy broadcast gear. |
| Operating Temperature | 0°C to +70°C commercial range - validated for studio and post-production environments, not extended industrial/military. |
Pinout & Package
LMH0031VS-TI is housed in a 64-pin TQFP (NS package VEC-64A) with exposed thermal pad. Pin functions are defined per National Semiconductor DS201796 Rev. January 2006, including dedicated SDI±, DV[19:0], VCLK, ACLK, RD/WR, ANC/CTRL, RREF/RBB bias references, and multi-function I/O pins IO0–IO7.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SDI+, SDI− | Differential serial video input | Accepts SMPTE-compliant LVDS/ECL signals; supports AC/DC coupling with internal bias control via RBB/RREF. |
| DV[19:0] | Parallel video data output | 20-bit LVCMOS output: DV[19:10] = luma (HD), DV[9:0] = chroma (HD) or full SD data; valid on VCLK falling edge. |
| VCLK | Parallel word-rate clock output | LVCMOS clock at 27.0 MHz (270 Mbps), 36.0 MHz (360 Mbps), 54.0 MHz (540 Mbps), or 74.25 MHz (1.485 Gbps). |
| ACLK | Ancillary/control clock input | Drives AD[9:0] port reads/writes and Ancillary FIFO access; duty cycle 45–55%, rise/fall time ≤3.0 ns. |
| RREF, RBB | Bias reference network | RREF (4.75 kΩ) sets 200 µA bias current at RBB - enables stable DC bias for AC-coupled SDI inputs. |
Key Features
| Feature | Design Value |
|---|---|
| Auto-format detection | Identifies SMPTE 125M, 267M, 274M, 295M, 296M rasters in real time and configures FIFO depth, clock rate, and data mapping accordingly. |
| Configurable ancillary FIFO | 259-word capacity with mask/ID filtering and status flags (Empty/90% Full/Full/Overrun) - enables selective audio or metadata packet extraction per SMPTE 291M. |
| LSB de-dithering | Hardware-accelerated reversal of dithering applied during transmission - restores original luma/chroma precision in vertical blanking intervals. |
| Multi-function I/O port | 8-pin programmable interface (IO0–IO7) mapped to 32+ register bits - provides direct access to CRC error flags, lock detect, format ID, and TPG control without bus arbitration. |
| TRI character handling | Automatic TRS (SAV/EAV/NSP) detection, LSB clipping per ITU-R BT.601, and frame-aligned output - ensures pixel-perfect raster synchronization. |
Applications
| Broadcast Video Routing | Digital Standards Conversion |
|---|---|
Use Scenario: High-density SDI router matrix switching between 1080i, 720p, and 525i sources in live production trucks. IC Role / Device Role / Timing Role: Deserializes incoming HD/SD-SDI streams, aligns video to local sync, and outputs parallel data to FPGA-based switch fabric with sub-clock-cycle latency. Use Value: Auto-rate detection eliminates manual configuration per source; 4-deep FIFO allows precise TRS-aligned buffering across mixed-raster switching paths. | Use Scenario: Real-time conversion of NTSC composite (via digitized Y/C) to 1080p HDMI for archival playback systems. IC Role / Device Role / Timing Role: Receives SMPTE 259M Level D (360 Mbps) component video from digitizer, extracts embedded audio as ancillary data, and delivers parallel 10-bit SD data for upscaling pipeline. Use Value: On-chip EDH/CRC validation confirms signal integrity pre-conversion; ancillary FIFO isolates AES3 audio packets for separate decoding. |
| Studio-Grade Test Equipment | Post-Production Editing Interface |
Use Scenario: Portable SDI analyzer verifying SMPTE 292M compliance, jitter, and EDH flag correctness on camera outputs. IC Role / Device Role / Timing Role: Acts as front-end deserializer feeding FPGA-based protocol parser and BIST engine; TPG generates known-good 74.25 MHz color bars for receiver calibration. Use Value: Integrated BIST eliminates need for external pattern generator; fast PLL lock (<500 µs) enables rapid multi-channel sweep testing. | Use Scenario: PCIe capture card ingesting dual-link HD-SDI from tape decks into non-linear editing workstations. IC Role / Device Role / Timing Role: Converts two 1.485 Gbps streams into 20-bit parallel data with synchronized VCLK, then feeds FPGA DMA controller via LVCMOS interface. Use Value: Separate 3.3 V I/O and 2.5 V core supplies reduce noise coupling into high-speed parallel bus; LVCMOS compatibility simplifies level-shifting to FPGA I/O banks. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital video deserializer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LMH0031WVS/NOPB | Same die, green (RoHS-compliant) packaging; identical electrical specs and pinout. | No functional difference; intended for new designs requiring lead-free assembly. | Select LMH0031WVS/NOPB when RoHS compliance and Pb-free reflow are mandatory; LMH0031VS-TI remains valid for legacy repair or non-RoHS lines. |
| GS2971-IBE3 | Single-chip HD/SD-SDI deserializer with integrated reclocker, 3G-SDI support (2.97 Gbps), and enhanced ancillary packet handling per SMPTE ST 2022-6. | Supports higher data rates and IP transport layers; lacks on-chip TPG/BIST but offers superior jitter tolerance and cable equalization. | Choose GS2971-IBE3 for next-gen 3G-SDI infrastructure or IP video gateways; LMH0031VS-TI remains optimal for cost-sensitive SD/HD-only broadcast gear with self-test requirements. |
Compared with LMH0031WVS/NOPB, LMH0031VS-TI offers identical functionality in non-RoHS packaging, while GS2971-IBE3 extends capability to 3G-SDI and IP video but removes integrated test features - making LMH0031VS-TI the preferred choice where BIST-driven production test and legacy process compatibility are critical.
Availability
LMH0031VS-TI is available at Aetrix Electronics and suitable for broadcast video routing, digital standards conversion, and studio-grade test equipment requiring stable component supply and long-term obsolescence management.
Supply support for LMH0031VS-TI includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments acquired National Semiconductor in 2011 and maintains full technical and supply chain support for legacy broadcast video ICs.
The LMH0031VS-TI belongs to TI's professional video interface portfolio, designed specifically for SMPTE-compliant SD/HD-SDI deserialization in broadcast infrastructure, post-production, and test equipment where signal integrity, auto-configuration, and on-chip diagnostics are essential.
FAQ
What video standards does the LMH0031VS-TI support?
The LMH0031VS-TI supports SMPTE 259M (270/360 Mbps SD), SMPTE 344M (540 Mbps), and SMPTE 292M (1.483/1.485 Gbps HD) serial digital video standards. It auto-detects raster formats including SMPTE 125M, 267M, 274M, 295M, and 296M, and handles NRZI-to-NRZ conversion, TRS alignment, and EDH/CRC checking per specification. The LMH0031VS-TI does not support 3G-SDI (SMPTE 424M) or higher rates.
Does the LMH0031VS-TI require an external crystal or can it use a clock oscillator?
The LMH0031VS-TI supports both a 27 MHz crystal (XTALi/XTALo pins) and a 27 MHz CMOS clock oscillator input. The device uses this reference for PLL stabilization and CDR operation. Frequency tolerance must be within ±100 ppm, and the LMH0031VS-TI's fast lock time (<500 µs at 1.485 Gbps) ensures rapid synchronization even after hot-plug events.
How is ancillary data handled in the LMH0031VS-TI?
The LMH0031VS-TI extracts ancillary data from horizontal and vertical blanking intervals per SMPTE 291M, storing it in a 259-word on-chip FIFO. Access is controlled via AD[9:0] port using ANC/CTRL and ACLK, with filtering enabled by mask and ID registers. Ancillary data is output separately from parallel video (DV[19:0]), preserving luma/chroma integrity while enabling isolated AES3 audio or metadata packet retrieval.
What power supply configuration does the LMH0031VS-TI require?
The LMH0031VS-TI requires two independent supplies: +3.3 V (±3%) for I/O circuits (VDDIO, VDDSI) and +2.5 V (±5%) for core logic and PLL (VDDD, VDDPLL). This separation minimizes noise coupling between high-speed serial inputs and sensitive clock recovery circuitry. Total typical power dissipation is 850 mW at 1.485 Gbps, with thermal resistance θJA = 40.1°C/W at 0 LFM airflow.
Can the LMH0031VS-TI generate test patterns for system validation?
Yes, the LMH0031VS-TI includes an integrated video Test Pattern Generator (TPG) and Built-In Self-Test (BIST) engine. It outputs SD and HD color bar patterns (including 75% saturation 8-bar), reference black, and pathological signals for PLL and EQ validation. TPG data is delivered via the DV[19:0] parallel port, enabling end-to-end signal path verification without external equipment - a key capability of the LMH0031VS-TI for manufacturing test.
LMH0031VS-TI Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 64-TQFP
- Packaging:
- Bulk
- Product Status:
- Active
- Function:
- Deserializer/Descrambler
- Applications:
- Professional Video
- Standards:
- SMPTE
- Control Interface:
- Serial
- Voltage - Supply:
- 2.375V ~ 2.625V
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 64-TQFP (10x10)
LMH0031VS-TI FAQ
1.How can I place an order for LMH0031VS-TI through Aetrix?
Please submit a Request for Quotation (RFQ) for LMH0031VS-TI on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LMH0031VS-TI reliable?
The price and inventory of LMH0031VS-TI are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LMH0031VS-TI is usually 5 days.
3.What payment methods are accepted for LMH0031VS-TI?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LMH0031VS-TI transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LMH0031VS-TI?
LMH0031VS-TI orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LMH0031VS-TI order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LMH0031VS-TI?
For technical support, including LMH0031VS-TI datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LMH0031VS-TI requirements.
6.How does Aetrix verify that LMH0031VS-TI is sourced from the original manufacturer or authorized distributors?
All LMH0031VS-TI products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LMH0031VS-TI meets industry standards.
7.What is the process for return or replacement of LMH0031VS-TI?
All LMH0031VS-TI units undergo pre-shipment inspection (PSI). If there is an issue with LMH0031VS-TI, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LMH0031VS-TI part is unused and in its original packaging.
Return procedure for LMH0031VS-TI:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LMH0031VS-TI Tags

-
HDMI2C1-6C1
STMicroelectronics

-
ADA4430-1YKSZ-R7
Analog Devices Inc.

-
LM1881MX/NOPB
Texas Instruments

-
SN75DP130SSRGZR
Texas Instruments

-
EQCO30T5.2
Microchip Technology
-
LMH1980MM/NOPB
Texas Instruments

-
EQCO30R5.D
Microchip Technology

-
SII9022ACNU
Lattice Semiconductor Corporation

-
SN65DP159RGZR
Texas Instruments

-
SN65DP159RSBR
Texas Instruments

-
SN65DP141RLJR
Texas Instruments

-
LMH0303SQ/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

