Texas Instruments LMH0046MH
- Part No.:
- LMH0046MH
- Manufacturer:
- Texas Instruments
- Category:
- Specialized
- Package:
- 20-PowerTSSOP (0.173", 4.40mm Width)
- Datasheet:
-
LMH0046MH.pdf
- Description:
- IC INTFACE SPECIALIZED 20HTSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,129
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LMH0046MH from Texas Instruments is a HD/SD SDI reclocker IC designed for serial digital video signal retiming in broadcast and professional video systems. It supports SMPTE 259M (143/270 Mbps) and SMPTE 292M (1.483/1.485 Gbps), delivers two differential LVPECL-compatible outputs, consumes 330 mW typical power, and operates from a single 3.3 V supply across −40°C to +85°C.
For engineers reviewing the LMH0046MH datasheet, LMH0046MH pinout, LMH0046MH application, or LMH0046MH equivalent, this page provides verified technical context, jitter-suppression performance metrics, dual-output configuration options, crystal-referenced PLL architecture, and real-world integration guidance for SDI routing, conversion, and DVB-ASI equipment.
Technical Context
The LMH0046MH implements a CML-input, LVPECL-compatible PLL-based retimer with auto-rate detection and manual rate select (RATE0/RATE1). Its loop bandwidth is 300 kHz at 270 Mbps and 2.0 MHz at 1485 Mbps, enabling stable lock under varying input jitter conditions per SMPTE RP 184-1996.
It features dual differential outputs: SDO (fixed retimed data) and SCO/SDO2 (multiplexed between second retimed data or low-jitter serial clock), controlled by SCO_EN. The device uses a 27 MHz ±50 ppm crystal reference and includes lock detect (LOCK DET), SD/HD rate indicator, and output mute (OP MUTE) for system-level synchronization and fault management.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Serial Data Rates | 143 Mbps, 270 Mbps, 1.483 Gbps, 1.485 Gbps - supports SMPTE 259M A/C and SMPTE 292M A/C standards, plus DVB-ASI at 270 Mbps |
| Input Jitter Tolerance | >6 UIP-P at 143/270 Mbps; >0.6 UIP-P at 1483/1485 Mbps - enables robust operation with degraded cable-sourced signals |
| Output Jitter (SDO) | 0.05 UIP-P typical at 1485 Mbps - suppresses accumulated jitter to meet SMPTE compliance for downstream receivers |
| Serial Clock Output Jitter | 2–3 psRMS - provides low-phase-noise timing reference for synchronous sampling or clock distribution |
| Supply Voltage | 3.3 V ±5% - single-rail operation simplifies power design and reduces BOM count in video infrastructure |
| Power Consumption | 330 mW typical - optimized thermal profile for dense PCB layouts in routers, switchers, and converters |
| Operating Temperature | −40°C to +85°C - qualified for industrial and broadcast-grade enclosures without forced cooling |
Pinout & Package
LMH0046MH is housed in a 20-pin HTSSOP (PWP) package with exposed die attach pad (DAP) electrically connected to VEE (ground). The package supports surface-mount reflow per JEDEC Level-3 (260°C peak).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2 (LF1, LF2) | PLL Loop Filter Inputs | Connect external RC network to set loop dynamics; determines jitter transfer and suppression bandwidth |
| 3, 4 (RATE0, RATE1) | Data Rate Select Inputs | Set auto-detect (00), 270 Mbps (01), or 1483/1485 Mbps (10); internal pull-downs enable default ARD mode |
| 5, 6 (SDI, SDI) | Differential Serial Data Input | CML/LVPECL-compatible; accepts AC- or DC-coupled SMPTE-compliant signals up to 1.485 Gbps |
| 8 (BP/AUTO-BP) | Bypass Mode Control | High = forced bypass; low = auto-bypass on unlock or unsupported rates (e.g., 360 Mbps) |
| 9 (OP MUTE) | Output Mute Input | Active-low control mutes both SDO and SCO/SDO2 outputs; overrides bypass function when asserted |
| 10, 11 (XTAL IN/EXT CLK, XTAL OUT) | Crystal Reference Interface | Accepts 27 MHz parallel-resonant crystal (20 pF load) or LVCMOS clock; defines PLL reference stability |
| 12 (LOCK DET) | PLL Lock Indicator | Active-high open-drain output signals valid lock; used to enable downstream circuitry or mute outputs |
| 13, 14 (SCO/SDO2, SCO/SDO2) | Multiplexed Output Pair | Configured as second retimed data (SCO_EN = low) or low-jitter serial clock (SCO_EN = high) |
| 15, 18 (VCCO) | Output Driver Supply | Separate 3.3 V rail for output buffers; isolates noise-sensitive PLL core from high-speed output switching |
| 16, 17 (SDO, SDO) | Primary Retimed Data Output | Differential LVPECL-compatible; drives 100 Ω terminated coax or PCB traces with 800 mVP-P amplitude |
| 19 (SD/HD) | Data Rate Indicator | Registered logic output: high = SD (143/270 Mbps), low = HD (1483/1485 Mbps); valid only when LOCK DET = high |
| 20 (SCO_EN) | SCO/SDO2 Function Select | Active-high enables serial clock output; internal pull-down defaults to second data output mode |
Key Features
| Feature | Design Value |
|---|---|
| Auto-Rate Detection | Identifies 143/270/1483/1485 Mbps without external configuration; acquisition time ≤16 ms in ARD mode |
| Dual Differential Outputs | One fixed retimed data path (SDO) + one configurable path (SCO/SDO2) - enables flexible clock/data fanout |
| Low-Jitter Serial Clock Output | 2–3 psRMS phase noise at 1485 MHz - suitable for synchronizing ADCs, DACs, or serializer clocks |
| Integrated Lock Detect & Rate Indicator | LOCK DET and SD/HD outputs provide real-time status for system monitoring and adaptive signal routing |
| LVCMOS-Compatible Control Logic | All digital I/Os operate at 3.3 V LVCMOS levels - simplifies interface with FPGAs, microcontrollers, and CPLDs |
Applications
| Digital Video Router | Video Format Converter |
|---|---|
|
Use Scenario: Reconditioning SDI signals distributed across multi-stage routing matrices with cumulative cable-induced jitter. IC Role / Device Role / Timing Role: Reclocker restoring signal integrity before crosspoint switching or frame synchronization. Use Value: Enables reliable 1080p60 transmission over 100+ meters of coax by reducing output jitter to ≤0.05 UIP-P at 1.485 Gbps. |
Use Scenario: Bridging SD-SDI (270 Mbps) and HD-SDI (1.485 Gbps) domains in real-time standards converters. IC Role / Device Role / Timing Role: Rate-adaptive retimer providing clean, synchronized outputs for parallel processing paths. Use Value: Eliminates inter-frame timing errors during format translation by suppressing input jitter >6 UIP-P. |
| DVB-ASI Equipment | Professional Video Editing System |
|
Use Scenario: Retiming MPEG-2 transport streams carried over 270 Mbps DVB-ASI links in broadcast encoders. IC Role / Device Role / Timing Role: Jitter-cleansing interface between demodulator and multiplexer stages. Use Value: Ensures bit-error-free transport stream delivery by maintaining <0.08 UIP-P output jitter at 270 Mbps. |
Use Scenario: Signal conditioning between tapeless acquisition devices and non-linear editing (NLE) hardware. IC Role / Device Role / Timing Role: Reclocking engine preserving eye diagram integrity across multiple capture/playback interfaces. Use Value: Supports simultaneous 4K/UHD ingest and playback by delivering two independent, low-jitter SDI outputs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar SDI reclocking applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LMH0046MTX/NOPB | Same silicon, 20-pin WQFN (RGE) package; 0.4 mm pitch, no exposed pad; thermal resistance θJA = 42.3°C/W vs. 26.6°C/W for HTSSOP | Preferred for space-constrained PCBs where thermal headroom allows higher junction temperature rise | Select LMH0046MTX/NOPB only if board layout requires QFN footprint and thermal simulation confirms safe operation at full data rates. |
| LMH0344RTVT | Single-output, 3G-SDI (2.97 Gbps) reclocker with integrated equalizer; no SCO/SDO2 multiplexing; 3.3 V supply, 40-pin VQFN | Targets higher-bandwidth 1080p60/4K workflows but lacks dual-output flexibility and DVB-ASI support | Choose LMH0344RTVT only when upgrading to 3G-SDI infrastructure and requiring built-in equalization - not a drop-in replacement. |
Compared with LMH0046MTX/NOPB, the LMH0046MH offers superior thermal performance and proven reliability in high-density video chassis; compared with LMH0344RTVT, it provides dual-output versatility and DVB-ASI compatibility at lower bandwidth - making LMH0046MH optimal for SMPTE 259M/292M routing and conversion systems.
Availability
LMH0046MH is available at Aetrix Electronics and suitable for digital video routers, broadcast-grade format converters, DVB-ASI transmitters, and professional editing systems requiring stable component supply across extended production lifecycles.
Supply support for LMH0046MH includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity solutions for industrial, automotive, and communications markets.
The LMH0046MH belongs to TI's broadcast video interface product line, engineered specifically for SMPTE-compliant signal integrity restoration in professional video infrastructure - emphasizing jitter suppression, multi-standard rate agility, and system-level control integration.
FAQ
What video standards does the LMH0046MH support?
The LMH0046MH supports SMPTE 259M (143 Mbps and 270 Mbps) for standard-definition digital video and SMPTE 292M (1.483 Gbps and 1.485 Gbps) for high-definition digital video. It also handles DVB-ASI transport streams at 270 Mbps. All supported rates are explicitly validated in the SNLS222F datasheet, and the device rejects harmonics like 360 Mbps to prevent false locking. The LMH0046MH does not support SMPTE 424M (3G-SDI) or higher rates.
How does the LMH0046MH handle input jitter, and what is its output jitter performance?
The LMH0046MH tolerates >6 UIP-P input jitter at 143/270 Mbps and >0.6 UIP-P at 1483/1485 Mbps, meeting SMPTE RP 184-1996 requirements. Its retimed SDO output achieves 0.05 UIP-P typical jitter at 1485 Mbps, while the SCO/SDO2 serial clock output delivers 2–3 psRMS phase noise. These values are measured with 0.2 UIP-P input jitter and confirmed across voltage and temperature ranges per the AC Electrical Characteristics table in the LMH0046MH datasheet.
Can the LMH0046MH operate without an external crystal?
No - the LMH0046MH requires a 27 MHz ±50 ppm parallel-resonant crystal connected between XTAL IN/EXT CLK and XTAL OUT pins, or a 27 MHz LVCMOS-compatible clock source applied to XTAL IN/EXT CLK. The device lacks an internal oscillator and will not function without this reference. Table 4 in the LMH0046MH datasheet specifies crystal parameters including 20 pF load capacitance, ≤40 Ω series resistance, and 100 µW recommended drive level.
What is the function of the SCO_EN pin on the LMH0046MH?
The SCO_EN pin on the LMH0046MH controls the multiplexed SCO/SDO2 output: when high, it enables a low-jitter serial data-rate clock; when low (its internal pull-down default), it enables a second retimed serial data output. This pin directly selects the functional mode of pins 13 and 14, and its state determines whether the LMH0046MH serves as a dual-data reclocker or a data-plus-clock generator - critical for system-level clock distribution architecture.
Does the LMH0046MH support automatic bypass when the PLL loses lock?
Yes - when the BYPASS/AUTO-BP pin is held low, the LMH0046MH automatically enters bypass mode if the PLL loses lock or detects an unsupported data rate (e.g., 360 Mbps). In this state, the input signal passes through unretimed to SDO, while SCO/SDO2 is muted. This behavior is documented in Table 3 of the LMH0046MH datasheet and ensures signal continuity during transient loss-of-lock events without requiring external intervention.
LMH0046MH Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 20-PowerTSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Applications:
- Displays
- Interface:
- Serial
- Voltage - Supply:
- 3.135V ~ 3.465V
- Supplier Device Package:
- 20-HTSSOP
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
LMH0046MH FAQ
1.How can I place an order for LMH0046MH through Aetrix?
Please submit a Request for Quotation (RFQ) for LMH0046MH on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LMH0046MH reliable?
The price and inventory of LMH0046MH are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LMH0046MH is usually 5 days.
3.What payment methods are accepted for LMH0046MH?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LMH0046MH transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LMH0046MH?
LMH0046MH orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LMH0046MH order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LMH0046MH?
For technical support, including LMH0046MH datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LMH0046MH requirements.
6.How does Aetrix verify that LMH0046MH is sourced from the original manufacturer or authorized distributors?
All LMH0046MH products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LMH0046MH meets industry standards.
7.What is the process for return or replacement of LMH0046MH?
All LMH0046MH units undergo pre-shipment inspection (PSI). If there is an issue with LMH0046MH, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LMH0046MH part is unused and in its original packaging.
Return procedure for LMH0046MH:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LMH0046MH Tags

-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments

-
MD0100N8-G
Microchip Technology

-
PCA9548APW,118
NXP Semiconductors

-
PCA9540BDP,118
NXP Semiconductors

-
PCA9548APWR
Texas Instruments

-
PCA9546APW,118
NXP Semiconductors

-
PTN3360DBS,518
NXP Semiconductors

-
PCA9546ABS,118
NXP Semiconductors

-
PCA9518PWR
Texas Instruments

-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

