Texas Instruments LMH0046MHX
- Part No.:
- LMH0046MHX
- Manufacturer:
- Texas Instruments
- Category:
- Specialized
- Package:
- 20-PowerTSSOP (0.173", 4.40mm Width)
- Datasheet:
-
LMH0046MHX.pdf
- Description:
- IC INTFACE SPECIALIZED 20HTSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,878
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LMH0046MHX from Texas Instruments is an HD/SD SDI reclocker IC that retimes serial digital video data at 143 Mbps, 270 Mbps, 1.483 Gbps, and 1.485 Gbps to suppress accumulated jitter in broadcast video signal chains. It features two differential LVPECL-compatible outputs, automatic rate detection, and a selectable second output for either reclocked data or low-jitter data-rate clock. It is used in digital video routers, format converters, and DVB-ASI equipment.
For engineers reviewing the LMH0046MHX datasheet, LMH0046MHX pinout, LMH0046MHX application, or LMH0046MHX equivalent, key selection considerations include SMPTE 292M/259M compliance, dual-output flexibility (data vs. clock), 20-pin HTSSOP package thermal performance, and 3.3V single-supply operation with 330 mW typical power consumption.
Technical Context
The LMH0046MHX implements a PLL-based reclocking architecture with auto-detecting loop bandwidth (300 kHz at 270 Mbps, 2.0 MHz at 1485 Mbps) and supports both fixed-rate and auto-rate modes via RATE[1:0] inputs. Its CML/LVPECL-compatible serial I/O interfaces directly with SMPTE-compliant equalizers (e.g., LMH0034) and cable drivers (e.g., LMH0002).
Control logic is LVCMOS-compatible, with dedicated pins for lock detect (LOCK DET), SD/HD rate indication, output mute (OP MUTE), bypass enable (BP/AUTO-BP), and SCO_EN for output mode selection. The device uses a 27 MHz ±50 ppm crystal or external reference and includes internal loop filter connections (LF1, LF2) for PLL stability tuning.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Serial Data Rates | 143 Mbps, 270 Mbps, 1.483 Gbps, 1.485 Gbps - fully compliant with SMPTE 259M (A/C) and SMPTE 292M (A/C); excludes harmonic locking at 177/360/540 Mbps |
| Output Jitter (SDO) | 0.05 UIP-P typical at 1.485 Gbps - enables robust signal integrity over long coaxial runs in broadcast infrastructure |
| Supply Voltage | 3.3 V ±5% - single-rail operation simplifies power design; VCC and VCCO pins support separate supply decoupling for analog/digital domains |
| Power Consumption | 330 mW typical - optimized for thermal management in dense video routing cards with multiple reclockers |
| Differential Output Level | 800 mVP-P ±10% into 100 Ω - matches SMPTE-cable driver input requirements and ensures compatibility with 75 Ω coaxial systems via AC coupling |
| Operating Temperature | −40°C to +85°C - qualified for industrial and broadcast equipment deployed in uncontrolled environments |
| Package | 20-pin HTSSOP (PWP) with exposed die attach pad - provides low θJA = 26.6°C/W for passive thermal dissipation in high-density PCB layouts |
Pinout & Package
LMH0046MHX is housed in a 20-pin HTSSOP (PWP) package with an exposed die attach pad (DAP) electrically connected to VEE (ground). The DAP must be soldered to a ground plane for thermal and electrical performance.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2 | Loop Filter (LF1, LF2) | Connect external RC network to set PLL loop dynamics; determines jitter transfer function and lock acquisition time |
| 3, 4 | Data Rate Select (RATE0, RATE1) | Set fixed rate (270/1485 Mbps) or auto-detect mode (00); internal pull-downs default to auto-detect on power-up |
| 5, 6 | Serial Data Input (SDI, SDI) | Differential CML/LVPECL input; accepts DC- or AC-coupled SMPTE signals; no internal termination |
| 8 | Bypass/Auto-Bypass (BP/AUTO-BP) | Forces transparent pass-through (high) or enables auto-bypass when unlocked/unsupported rate detected (low) |
| 9 | Output Mute (OP MUTE) | Active-low control mutes both SDO and SCO/SDO2 outputs; overrides bypass function when asserted |
| 10, 11 | Crystal Interface (XTAL IN/EXT CLK, XTAL OUT) | Accepts 27 MHz parallel-resonant crystal (20 pF load) or LVCMOS clock; internal oscillator circuitry eliminates need for external buffer |
| 12 | Lock Detect (LOCK DET) | Open-drain active-high indicator confirms PLL lock; used to gate mute or synchronize downstream logic |
| 13, 14 | Secondary Output (SCO/SDO2, SCO/SDO2) | Differential output configurable as second reclocked data stream or low-jitter data-rate clock (via SCO_EN) |
| 15, 18 | Output Supply (VCCO) | Dedicated 3.3 V supply for output drivers; decoupling required near pins to minimize switching noise on data paths |
| 16, 17 | Primary Output (SDO, SDO) | Main retimed differential data output; LVPECL-compatible; drives 100 Ω terminated loads directly |
| 19 | SD/HD Indicator (SD/HD) | Registered logic output indicating current rate: high = SD (143/270 Mbps), low = HD (1483/1485 Mbps); valid only when LOCK DET = high |
| 20 | SCO Enable (SCO_EN) | Active-high control selects SCO/SDO2 function: low = second data output, high = serial clock output; internal pull-down defaults to data mode |
Key Features
| Feature | Design Value |
|---|---|
| Dual differential outputs with mode select | One fixed reclocked data output (SDO) + one multiplexed output (SCO/SDO2) supporting either data or low-jitter clock - enables flexible system timing architecture without adding discrete clock buffers |
| Auto-detecting multi-rate reclocking | Identifies and locks to 143/270/1483/1485 Mbps without configuration - reduces firmware overhead in field-upgradable broadcast gear |
| Integrated 27 MHz oscillator interface | Supports direct connection of 27 MHz ±50 ppm crystal or external clock - eliminates need for separate oscillator IC and associated layout complexity |
| LVCMOS control logic with status indicators | Includes LOCK DET, SD/HD, and OP MUTE signals compatible with FPGA/CPLD GPIO - enables real-time monitoring and fail-safe mute in mission-critical video paths |
| Thermally enhanced HTSSOP package | 20-pin HTSSOP with exposed DAP tied to ground - achieves 2.4°C/W θJC, enabling >3 W/cm² board-level power density in compact video processing modules |
Applications
| Digital Video Routers | Video Format Converters |
|---|---|
|
Use Scenario: Reclocking SDI signals across 32×32 crosspoint switch matrices with cascaded equalization and driving. IC Role / Device Role / Timing Role: HD/SD SDI reclocker restoring signal integrity after cable loss and switch-induced jitter accumulation. Use Value: Reduces end-to-end jitter to <0.05 UIP-P at 1.485 Gbps, ensuring SMPTE 292M compliance across full router fabric. |
Use Scenario: Converting between SD-SDI (270 Mbps) and HD-SDI (1.485 Gbps) formats in real-time broadcast production systems. IC Role / Device Role / Timing Role: Rate-adaptive reclocker synchronizing asynchronous input streams before format translation logic. Use Value: Enables seamless rate switching via RATE[1:0] control while maintaining sub-0.1 UIP-P output jitter across all supported standards. |
| DVB-ASI Equipment | Professional Video Editing Systems |
|
Use Scenario: Retiming MPEG-2 transport streams carried over DVB-ASI links at 270 Mbps in satellite uplink encoders. IC Role / Device Role / Timing Role: SDI reclocker adapted for DVB-ASI data recovery, suppressing cable-induced jitter before demuxing. Use Value: Supports DVB-ASI operation without harmonic lock issues; maintains BER <10−12 under 0.6 UIP-P input jitter per RP 184. |
Use Scenario: Cleaning SDI feeds from multiple camera sources before ingestion into non-linear editing (NLE) platforms. IC Role / Device Role / Timing Role: Input-stage reclocker eliminating inter-source timing skew and enabling frame-accurate switching. Use Value: Dual-output capability allows simultaneous feed to recording engine (SDO) and preview monitor (SCO/SDO2 as clock), reducing component count. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar SDI reclocking applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LMH0344RTVT | Single-output, 3G-SDI (2.97 Gbps) reclocker with integrated cable driver; requires external 27 MHz reference; no auto-rate detect | Targeted at higher-bandwidth 3G-SDI systems; lacks dual-output flexibility and DVB-ASI support | Select when upgrading to 3G-SDI infrastructure and board space permits integration of driver + reclocker in one package |
| GS2971AIBE3 | Multi-standard SDI reclocker (SD/HD/3G) with embedded microcontroller, SPI interface, and extended diagnostics; 3.3 V/1.8 V dual supply | Designed for intelligent video processors requiring register-level control and real-time health monitoring | Choose when firmware configurability, error logging, or multi-channel synchronization is required beyond basic reclocking |
Compared with LMH0046MHX, LMH0344RTVT offers higher data rate support but sacrifices dual-output versatility and auto-detection, while GS2971AIBE3 adds intelligence and diagnostics at the cost of increased BOM complexity and power supply requirements.
Availability
LMH0046MHX is available at Aetrix Electronics and suitable for digital video routers, broadcast format converters, DVB-ASI transmitters, and professional editing systems requiring stable component supply across long product lifecycles.
Supply support for LMH0046MHX includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies for industrial, automotive, and communications markets.
The LMH0046MHX belongs to TI's high-speed video interface product line, designed specifically for SMPTE-compliant broadcast infrastructure where signal integrity, jitter suppression, and standard interoperability are critical.
FAQ
What video standards does the LMH0046MHX support?
The LMH0046MHX supports SMPTE 259M (A & C) for SD-SDI at 143 Mbps and 270 Mbps, and SMPTE 292M (A & C) for HD-SDI at 1.483 Gbps and 1.485 Gbps. It also supports DVB-ASI operation at 270 Mbps. The LMH0046MHX does not support 3G-SDI, 6G-SDI, or HDMI protocols, and explicitly avoids locking to unsupported harmonics such as 177 Mbps or 360 Mbps.
How does the LMH0046MHX handle clock generation and output selection?
The LMH0046MHX recovers the serial data-rate clock internally and provides it as a low-jitter differential output via pins 13–14 (SCO/SDO2) when SCO_EN is high. When SCO_EN is low, those same pins deliver a second reclocked data stream. The LMH0046MHX does not generate clocks independently - it derives all timing from the incoming SDI signal and the 27 MHz reference, ensuring phase coherence with source video timing.
Can the LMH0046MHX operate without an external crystal?
No - the LMH0046MHX requires a 27 MHz ±50 ppm parallel-resonant crystal connected between pins 10 (XTAL IN/EXT CLK) and 11 (XTAL OUT), or a 27 MHz LVCMOS-compatible external clock applied to pin 10. The device contains no internal oscillator; omission of this reference prevents PLL lock and disables reclocking functionality. The LMH0046MHX will enter bypass mode if the reference is missing or out-of-tolerance.
What is the function of the SD/HD pin (pin 19) on the LMH0046MHX?
Pin 19 (SD/HD) is a registered logic output indicating the currently locked data rate: high = SD rates (143/270 Mbps), low = HD rates (1483/1485 Mbps). It is only valid when LOCK DET (pin 12) is high; otherwise, it defaults to low (HD). The LMH0046MHX uses this signal to coordinate with companion devices like the LMH0002 cable driver, enabling dynamic gain or equalization adjustment based on video format.
Does the LMH0046MHX support AC-coupled input and output interfaces?
Yes - the LMH0046MHX serial inputs (pins 5–6) and outputs (pins 13–14, 16–17) are fully compatible with AC-coupled 75 Ω coaxial interfaces. For AC-coupled inputs, an external bias network must be provided; for outputs, the internal 50 Ω pull-ups allow direct drive into 100 Ω differentially terminated loads, which can be adapted to 75 Ω systems using standard impedance-matching networks. The LMH0046MHX datasheet specifies 800 mVP-P differential swing into 100 Ω, matching SMPTE-292M requirements.
LMH0046MHX Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 20-PowerTSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Applications:
- Displays
- Interface:
- Serial
- Voltage - Supply:
- 3.135V ~ 3.465V
- Supplier Device Package:
- 20-HTSSOP
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
LMH0046MHX FAQ
1.How can I place an order for LMH0046MHX through Aetrix?
Please submit a Request for Quotation (RFQ) for LMH0046MHX on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LMH0046MHX reliable?
The price and inventory of LMH0046MHX are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LMH0046MHX is usually 5 days.
3.What payment methods are accepted for LMH0046MHX?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LMH0046MHX transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LMH0046MHX?
LMH0046MHX orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LMH0046MHX order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LMH0046MHX?
For technical support, including LMH0046MHX datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LMH0046MHX requirements.
6.How does Aetrix verify that LMH0046MHX is sourced from the original manufacturer or authorized distributors?
All LMH0046MHX products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LMH0046MHX meets industry standards.
7.What is the process for return or replacement of LMH0046MHX?
All LMH0046MHX units undergo pre-shipment inspection (PSI). If there is an issue with LMH0046MHX, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LMH0046MHX part is unused and in its original packaging.
Return procedure for LMH0046MHX:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LMH0046MHX Tags

-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments

-
MD0100N8-G
Microchip Technology

-
PCA9548APW,118
NXP Semiconductors

-
PCA9540BDP,118
NXP Semiconductors

-
PCA9548APWR
Texas Instruments

-
PCA9546APW,118
NXP Semiconductors

-
PTN3360DBS,518
NXP Semiconductors

-
PCA9546ABS,118
NXP Semiconductors

-
PCA9518PWR
Texas Instruments

-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

