Texas Instruments LMH0340SQ/NOPB
- Part No.:
- LMH0340SQ/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Specialized
- Package:
- 48-WFQFN Exposed Pad
- Datasheet:
-
LMH0340SQ/NOPB.pdf
- Description:
- IC INTERFACE SPECIALIZED 48WQFN
- Quantity:
- Payment:

- Shipping:

Inventory:420
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LMH0340SQ/NOPB from Texas Instruments is a 3 Gbps SMPTE 424M/292M/259M-C and DVB-ASI compliant SDI serializer and integrated cable driver with LVDS interface to FPGA hosts. It performs parallel-to-serial 5:1 conversion, includes on-chip TXCLK PLL for clock noise cleaning, and delivers 800 mVpp differential output into 75 Ω for broadcast video transmission in HD/3G systems.
For engineers reviewing the LMH0340SQ/NOPB datasheet, LMH0340SQ/NOPB pinout, LMH0340SQ/NOPB application, or LMH0340SQ/NOPB equivalent, this device is selected for high-fidelity serial digital interface design where SMPTE compliance, low jitter (30 ps typical), and configurable output amplitude via RSET are critical selection criteria.
Technical Context
The LMH0340SQ/NOPB implements a fully integrated PLL-based serialization architecture that accepts a 5-bit DDR LVDS data bus and LVDS clock (27–297 MHz), then generates a compliant 270 Mbps–2.97 Gbps SDI stream. Its internal loop filter interface (LF_CP/LF_REF) and external RSET resistor enable precise control of output amplitude and jitter performance.
It supports dual-mode operation: standard SMPTE serialization and DVB-ASI mode where TX4± acts as data valid, enabling 8b10b encoding of nibbles from TX0–TX3. Configuration occurs via 3.3 V SMBus (SCK/SDA/SMB_CS) with register-level access to timing, power-down, and output settings.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Serial Data Rate | 270 Mbps to 2.97 Gbps - supports SD, HD, and 3G-SDI standards including SMPTE 424M. |
| Output Compliance | SMPTE 424M, 292M, 259M-C, and DVB-ASI - full cable driver output meets return loss, rise/fall time, and amplitude specs per standard. |
| Output Amplitude | 720–880 mVpp into 75 Ω - adjustable via external RSET resistor (nominal 8.06 kΩ for 800 mV). |
| Output Jitter | 30 ps typical peak-to-peak (HD/3G) - measured per SMPTE RP184, ensuring signal integrity over coaxial cable. |
| Power Dissipation | 475–545 mW at 2.97 Gbps - split across 3.3 V (73–85 mA) and 2.5 V (93–102 mA) rails. |
| LVDS Interface | 5-bit DDR data (TX[4:0]±) + TXCLK± - internal 100 Ω termination, 25 cm max PCB trace length recommended. |
| SMBus Interface | 3.3 V LVCMOS, 10–100 kHz - supports register configuration, soft reset, and GPIO[2:0] control without external logic. |
Pinout & Package
LMH0340SQ/NOPB is housed in a 48-pin WQFN package (7 mm × 7 mm, 0.5 mm pitch) with exposed thermal pad (DAP = GND). The package supports high-density PCB layout and requires dedicated ground plane coupling via the center DAP.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| TX[4:0]± | LVDS data input | 5-bit DDR parallel interface from FPGA; internal 100 Ω termination enables direct connection without external resistors. |
| TXCLK± | LVDS clock input | DDR clock reference (27–297 MHz); drives internal PLL and serialization timing engine. |
| TXOUT± | CML serial output | Differential SDI output compliant with SMPTE 424M; requires external 75 Ω back-termination to 2.5 V. |
| RSET | Analog amplitude control | Resistor-to-ground sets output swing (e.g., 8.06 kΩ → 800 mVpp); enables field tuning without firmware change. |
| SMB_CS / SCK / SDA | SMBus interface | 3-wire 3.3 V configuration bus; SMB_CS enables multi-drop addressing; supports register read/write and GPIO control. |
| LOCK / RESET / DVB_ASI | Control/status signals | LOCK indicates PLL lock status; RESET is active-low hardware reset; DVB_ASI selects DVB-ASI vs. SMPTE mode. |
Key Features
| Feature | Design Value |
|---|---|
| No external VCO or clock reference required | Integrated TXCLK PLL with external loop filter (LF_CP/LF_REF) eliminates need for discrete timing components. |
| Bypassable 8b10b encoding | DVB_ASI pin enables optional 8b10b encoding of TX0–TX3 nibbles when TX4± is asserted - supports broadcast ASI transport streams. |
| Configurable output amplitude | RSET pin allows analog adjustment of SDI output swing (720–880 mVpp) to match cable length and receiver sensitivity. |
| Industrial temperature range | Operates from −40°C to +85°C - qualified for broadcast equipment deployed in uncontrolled environmental enclosures. |
| Low-power standby mode | Register-controlled power-down reduces dissipation by ~30% - achieved by disabling input buffers (0x26h) and output driver (0x01h). |
Applications
| Video Camera Interface | DVR Input Channel |
|---|---|
|
Use Scenario: High-resolution image sensor output from 4K-capable CMOS camera head is serialized for long-haul coaxial transmission to base station. IC Role / Device Role / Timing Role: LMH0340SQ/NOPB acts as the final-stage SDI serializer and cable driver, converting FPGA-processed pixel data into SMPTE 424M-compliant 3G-SDI. Use Value: 30 ps typical jitter and 800 mVpp output ensure bit-error-free transmission up to 100 m over BNC-terminated RG-6 cable. |
Use Scenario: Multi-channel DVR ingests uncompressed HD video feeds from studio switchers and records to RAID storage arrays. IC Role / Device Role / Timing Role: LMH0340SQ/NOPB receives parallel LVDS video data from FPGA-based frame synchronizers and outputs SMPTE 292M-compliant HD-SDI. Use Value: Integrated PLL cleans FPGA clock noise, enabling stable recording without frame sync loss or audio desync. |
| Live Video Switcher Output | Video Editing System I/O |
|
Use Scenario: Broadcast-grade video switcher routes real-time program output to on-air transmission chain and monitoring displays. IC Role / Device Role / Timing Role: LMH0340SQ/NOPB serves as output serializer driving multiple SDI distribution amplifiers with SMPTE 424M timing precision. Use Value: LOCK pin provides system-level PLL lock monitoring; SMBus allows dynamic reconfiguration during live production without reboot. |
Use Scenario: Post-production editing workstation accepts incoming SDI feeds and outputs processed timelines to color grading monitors. IC Role / Device Role / Timing Role: LMH0340SQ/NOPB interfaces FPGA-based video processing pipeline to SDI output stage, supporting both SMPTE and DVB-ASI modes. Use Value: DVB_ASI pin enables seamless switching between broadcast ASI transport and studio SDI workflows using same hardware. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar SDI serializer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LMH0040SQ/NOPB | Supports up to 1.485 Gbps (HD-SDI only); lacks 3G-SDI capability; identical pinout and SMBus interface. | Targeted for HD-only systems (SMPTE 292M), not 3G-SDI or UHD workflows requiring 2.97 Gbps. | Select LMH0040SQ/NOPB when bandwidth requirements are capped at 1.485 Gbps and cost optimization is prioritized. |
| LMH0070SQ/NOPB | Fixed 270 Mbps operation (SD-SDI only); no PLL - relies on external clock; smaller feature set and lower power (400–470 mW). | Designed exclusively for standard-definition broadcast infrastructure (SMPTE 259M-C), not HD/3G. | Choose LMH0070SQ/NOPB only for legacy SD video routing where 270 Mbps throughput suffices and PLL complexity is unnecessary. |
Compared with LMH0040SQ/NOPB and LMH0070SQ/NOPB, the LMH0340SQ/NOPB uniquely supports full 3G-SDI (2.97 Gbps) with integrated PLL and programmable amplitude, making it the sole option among these three for future-proof 4K/UHD contribution links.
Availability
LMH0340SQ/NOPB is available at Aetrix Electronics and suitable for broadcast video cameras, DVR input channels, live video switchers, and post-production editing systems requiring stable component supply and SMPTE-compliant serial digital interface performance.
Supply support for LMH0340SQ/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity solutions for industrial, automotive, and communications markets.
The LMH0340SQ/NOPB belongs to TI's FPGA-Attach SER/DES product line, engineered specifically for high-reliability broadcast video infrastructure where SMPTE compliance, low-jitter serialization, and FPGA interoperability are mandatory.
FAQ
What video standards does the LMH0340SQ/NOPB support?
The LMH0340SQ/NOPB supports SMPTE 424M (3G-SDI), SMPTE 292M (HD-SDI), SMPTE 259M-C (SD-SDI), and DVB-ASI standards. It achieves full compliance through its integrated cable driver, programmable output amplitude, and PLL-based clock recovery - all verified per SMPTE RP184 jitter and return loss requirements.
How is output amplitude controlled on the LMH0340SQ/NOPB?
Output amplitude on the LMH0340SQ/NOPB is controlled via an external resistor connected from the RSET pin to ground. A nominal 8.06 kΩ resistor sets the output to 800 mVpp into 75 Ω, matching SMPTE 424M requirements. Adjusting RSET linearly scales amplitude between 720 mVpp and 880 mVpp, enabling field calibration for varying cable lengths and receiver sensitivities.
Does the LMH0340SQ/NOPB require an external VCO or crystal oscillator?
No, the LMH0340SQ/NOPB does not require an external VCO or crystal oscillator. It integrates a PLL that locks directly to the incoming LVDS TXCLK signal (27–297 MHz) and generates the precise high-speed serialization clock internally. Only external passive loop filter components (resistor and capacitor on LF_CP/LF_REF) are needed for optimal jitter performance.
What is the function of the DVB_ASI pin on the LMH0340SQ/NOPB?
The DVB_ASI pin on the LMH0340SQ/NOPB selects between SMPTE serialization mode (DVB_ASI = LOW) and DVB-ASI transport mode (DVB_ASI = HIGH). In DVB-ASI mode, TX4± acts as a data-valid signal, triggering internal 8b10b encoding of nibbles from TX0–TX3 - enabling direct ASI stream generation without external logic or FPGA preprocessing.
Can the LMH0340SQ/NOPB be used in industrial temperature environments?
Yes, the LMH0340SQ/NOPB is rated for industrial temperature operation from −40°C to +85°C. This specification is validated across all key parameters including output jitter (30 ps typical at HD/3G), power supply current, and SMBus functionality - making it suitable for broadcast equipment deployed in non-climate-controlled racks, mobile production units, and outdoor camera housings.
LMH0340SQ/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 48-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- Video Equipment
- Interface:
- SMBus (2-Wire/I2C)
- Voltage - Supply:
- 2.5V, 3.3V
- Supplier Device Package:
- 48-WQFN (7x7)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
LMH0340SQ/NOPB FAQ
1.How can I place an order for LMH0340SQ/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for LMH0340SQ/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LMH0340SQ/NOPB reliable?
The price and inventory of LMH0340SQ/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LMH0340SQ/NOPB is usually 5 days.
3.What payment methods are accepted for LMH0340SQ/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LMH0340SQ/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LMH0340SQ/NOPB?
LMH0340SQ/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LMH0340SQ/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LMH0340SQ/NOPB?
For technical support, including LMH0340SQ/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LMH0340SQ/NOPB requirements.
6.How does Aetrix verify that LMH0340SQ/NOPB is sourced from the original manufacturer or authorized distributors?
All LMH0340SQ/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LMH0340SQ/NOPB meets industry standards.
7.What is the process for return or replacement of LMH0340SQ/NOPB?
All LMH0340SQ/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LMH0340SQ/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LMH0340SQ/NOPB part is unused and in its original packaging.
Return procedure for LMH0340SQ/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LMH0340SQ/NOPB Tags

-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments

-
MD0100N8-G
Microchip Technology

-
PCA9548APW,118
NXP Semiconductors

-
PCA9540BDP,118
NXP Semiconductors

-
PCA9548APWR
Texas Instruments

-
PCA9546APW,118
NXP Semiconductors

-
PTN3360DBS,518
NXP Semiconductors

-
PCA9546ABS,118
NXP Semiconductors

-
PCA9518PWR
Texas Instruments

-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

