My Inquiry
My Account
Texas Instruments LMH0346MHX/NOPB
- Part No.:
- LMH0346MHX/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Video Processing
- Package:
- 20-PowerTSSOP (0.173", 4.40mm Width)
- Datasheet:
-
LMH0346MHX/NOPB.pdf
- Description:
- IC VIDEO RECLOCKER 20HTSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,940
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LMH0346MHX/NOPB from Texas Instruments is a 3 Gbps HD/SD SDI reclocker IC that retimes serial digital video data conforming to SMPTE 424M (2.97 Gbps), SMPTE 292M (1.485 Gbps), and SMPTE 259M(C) (270 Mbps) standards, with dual differential outputs and automatic rate detection. It suppresses accumulated jitter in broadcast video signal chains and supports DVB-ASI at 270 Mbps in digital video routers, processing equipment, and format converters.
For engineers reviewing the LMH0346MHX/NOPB datasheet, LMH0346MHX/NOPB pinout, LMH0346MHX/NOPB application, or LMH0346MHX/NOPB equivalent, key selection considerations include its 20-pin HTSSOP package, 3.3 V single-supply operation, 0.06–0.08 UIP-P output jitter at 3 Gbps, LVPECL-compatible I/O, and configurable second output (data or low-jitter clock).
Technical Context
The LMH0346MHX/NOPB implements a PLL-based reclocking architecture with auto-detecting serial data rate selection across five discrete rates (270 Mbps, 1.483/1.485 Gbps, 2.967/2.97 Gbps). Its loop bandwidth scales dynamically-275 kHz at 270 Mbps, 1.5 MHz at 1.485 Gbps, and 2.75 MHz at 2.97 Gbps-to optimize jitter transfer and suppression per standard.
It features dual CML/LVPECL-compatible differential outputs: primary SDO and multiplexed SCO/SDO2, selectable via SCO_EN as either retimed data or a phase-aligned serial clock (270 MHz / 1.485 GHz / 2.97 GHz). Input jitter tolerance exceeds 6 UIP-P at all supported rates, while output jitter is specified at 0.03 UIP-P (1.485 Gbps) and 0.08 UIP-P (2.97 Gbps) under PRBS210−1 test conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data Rates | 270 Mbps, 1.483/1.485 Gbps, 2.967/2.97 Gbps - fully compliant with SMPTE 259M(C), 292M, and 424M; supports DVB-ASI at 270 Mbps |
| Output Jitter (2.97 Gbps) | 0.06–0.08 UIP-P - ensures robust eye opening after long cable runs or cascaded equalization stages |
| Supply Voltage | 3.3 V ±5% - single-rail operation simplifies power delivery in broadcast-grade PCBs |
| Power Consumption | 126 mA typical @ 2.97 Gbps (≈370 mW) - enables thermal management in dense video routing chassis |
| Differential Output Swing | 750 mVP-P into 100 Ω - meets LVPECL interface requirements for driving downstream cable drivers (e.g., LMH0302) |
| Input Jitter Tolerance | >6 UIP-P at all rates - accommodates degraded signals from long coaxial cables or legacy equipment |
| Reference Clock | 27 MHz ±50 ppm crystal or LVCMOS input - provides stable timing reference for PLL lock without external oscillator IC |
Pinout & Package
The LMH0346MHX/NOPB is packaged in a 20-pin HTSSOP (PWP) with exposed die attach pad (DAP) electrically connected to VEE (ground); DAP must be soldered to PCB ground plane for thermal and electrical integrity.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2 (LF1, LF2) | Loop Filter Terminals | Connect external 56 nF capacitor between pins to set PLL loop dynamics; non-adjustable per datasheet |
| 3, 4 (RATE0, RATE1) | Rate Select Inputs | Internal pulldowns default to Auto-Rate Detect (00); configure fixed-rate modes (01 = 270 Mbps, 10 = HD/3G) |
| 5, 6 (SDI, SDI) | Differential Data Input | CML/LVPECL-compatible; DC-coupled input accepts 200–1600 mVP-P, common-mode 0.95 V to 3.1 V |
| 7 (VCC) | Core Supply | 3.3 V supply for internal logic and PLL; bypass with 0.1 µF ceramic capacitor near pin |
| 8 (BYPASS/AUTO-BP) | Bypass Control | High = forced bypass (no reclocking); low = auto-bypass on unlock or unsupported rate |
| 9 (OUTPUT MUTE) | Output Enable | Low = mute both SDO and SCO/SDO2; internal pullup enables outputs by default |
| 10 (XTAL IN/EXT CLK) | Reference Input | Accepts 27 MHz crystal or LVCMOS clock; internal oscillator circuit requires parallel-resonant crystal |
| 11 (SCO_EN) | Output Mode Select | High = SCO/SDO2 outputs serial clock; low = outputs second retimed data stream |
| 12 (LOCK DET) | PLL Lock Indicator | Active-high open-drain output; asserts when PLL locked to valid SDI signal |
| 13, 14 (SCO/SDO2, SCO/SDO2) | Secondary Differential Output | Configurable as clock or data; muted during bypass if configured as clock |
| 15, 16 (VCCO) | Output Driver Supply | Separate 3.3 V rail for output buffers; improves PSRR and reduces crosstalk vs. core VCC |
| 17, 18 (SDO, SDO) | Primary Differential Output | Always active retimed data; 750 mVP-P into 100 Ω, LVPECL-compatible |
| 19 (SD/HD) | Data Rate Indicator | High = SD (270 Mbps), low = HD/3G (≥1.485 Gbps); registered output valid only when LOCK DET = high |
| 20 (VEE) | Negative Supply/Ground | Reference for all analog/digital circuitry; tied to exposed DAP - must connect to system ground |
Key Features
| Feature | Design Value |
|---|---|
| Auto-Rate Detection | Identifies and locks to any supported SMPTE rate (270/1485/2970 Mbps) without manual configuration |
| Dual Configurable Outputs | Primary SDO + SCO/SDO2 selectable as second data stream or low-jitter clock aligned within 10% of bit interval center |
| Integrated Loop Filter Support | Single 56 nF capacitor between LF1/LF2 sets optimal PLL bandwidth per data rate - no tuning required |
| LVPECL-Compatible I/O | Input common-mode range (0.95–3.1 V) and 750 mVP-P output swing ensure interoperability with industry-standard SDI equalizers and drivers |
| Robust Bypass & Mute Logic | Independent control of reclock bypass, output mute, and lock detection enables fail-safe signal path management in broadcast infrastructure |
Applications
| Digital Video Routers | Video Standards Converters |
|---|---|
Use Scenario: Re-timing SDI signals across multi-stage routing matrices with cascaded equalizers and drivers. IC Role / Device Role / Timing Role: Reclocker restoring signal integrity and suppressing jitter accumulation across ≥10 hops. Use Value: Enables SMPTE-compliant eye diagrams after 100+ meters of coaxial cable and multiple retransmission stages. | Use Scenario: Converting between SD (270 Mbps), HD (1.485 Gbps), and 3G-SDI (2.97 Gbps) formats in real-time broadcast production. IC Role / Device Role / Timing Role: Rate-adaptive reclocker synchronizing source and sink domains with precise clock recovery. Use Value: Eliminates frame sync loss during dynamic format switching by maintaining sub-bit-period timing alignment. |
| DVB-ASI Equipment | Digital Video Editing Systems |
Use Scenario: Retiming MPEG-2 transport streams over 75 Ω coax in satellite uplink encoders and ASI distribution amplifiers. IC Role / Device Role / Timing Role: SDI reclocker operating at 270 Mbps with DVB-ASI protocol transparency and no harmonic locking. Use Value: Prevents TS packet corruption caused by accumulated jitter in long-haul ASI links feeding modulators. | Use Scenario: Signal conditioning in non-linear editing (NLE) I/O cards handling simultaneous HD and 3G-SDI ingest/playout. IC Role / Device Role / Timing Role: Dual-output reclocker feeding separate processing paths (e.g., decode + monitoring) from one SDI source. Use Value: Reduces board space vs. two discrete reclockers while guaranteeing matched skew between data and clock outputs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar SDI reclocking applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LMH0346MH/NOPB | Same silicon, 20-pin HTSSOP in tube packaging (73 pcs) | Identical electrical and thermal performance; differs only in packaging format and reel quantity | Select for low-volume prototyping or small-batch builds requiring tube delivery |
| LMH0346SQ/NOPB | Same functionality, 24-pin WQFN (5 × 4 mm) package with improved θJA (33.0°C/W vs. 26.6°C/W) | Higher pin count but smaller footprint; requires different PCB layout and thermal pad design | Select for space-constrained designs or higher-density video processing modules where thermal dissipation is critical |
Compared with LMH0346MH/NOPB, the LMH0346MHX/NOPB offers identical electrical performance in tape-and-reel format optimized for automated SMT assembly, while LMH0346SQ/NOPB provides a more compact, thermally efficient alternative at the cost of revised layout and land pattern requirements.
Availability
LMH0346MHX/NOPB is available at Aetrix Electronics and suitable for digital video routers, broadcast production switchers, and DVB-ASI equipment requiring stable component supply, long-term lifecycle support, and SMPTE-compliant signal integrity.
Supply support for LMH0346MHX/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies for industrial, automotive, and communications markets.
The LMH0346MHX/NOPB belongs to TI's high-speed video interface product line, engineered specifically for SMPTE-compliant SDI signal regeneration in broadcast infrastructure, professional video equipment, and digital media production systems.
FAQ
What video standards does the LMH0346MHX/NOPB support?
The LMH0346MHX/NOPB supports SMPTE 424M (3 Gbps), SMPTE 292M (HD-SDI at 1.485 Gbps), and SMPTE 259M(C) (SD-SDI at 270 Mbps), plus DVB-ASI operation at 270 Mbps. It automatically detects and locks to any of these rates without manual configuration, and rejects unsupported harmonics like 143 Mbps or 540 Mbps.
How does the LMH0346MHX/NOPB handle clock output selection?
The LMH0346MHX/NOPB uses the SCO_EN pin to select the function of its secondary differential output (pins 13/14). When SCO_EN is low, SCO/SDO2 delivers retimed serial data; when high, it outputs a low-jitter serial clock synchronized to the data rate (270 MHz, 1.485 GHz, or 2.97 GHz). The clock edge aligns within 10% of the bit interval center.
What is the recommended loop filter configuration for the LMH0346MHX/NOPB?
The LMH0346MHX/NOPB requires a single 56 nF capacitor connected between pins LF1 and LF2. This value is fixed and validated across all supported data rates; altering it invalidates loop stability and jitter performance. No additional resistors or tuning components are needed or recommended.
Can the LMH0346MHX/NOPB operate with an external 27 MHz clock instead of a crystal?
Yes - the LMH0346MHX/NOPB accepts a 27 MHz LVCMOS-compatible clock signal applied to the XTAL IN/EXT CLK pin (pin 10). The internal oscillator circuit disables, and the device uses the external clock directly. Crystal mode requires connecting a parallel-resonant 27 MHz crystal with 18–20 pF load capacitance between XTAL IN and XTAL OUT.
What is the role of the SD/HD output pin on the LMH0346MHX/NOPB?
Pin 19 (SD/HD) is a registered indicator output signaling the detected data rate: high = SD (270 Mbps), low = HD or 3G (≥1.485 Gbps). It is only valid when LOCK DET is asserted (high); otherwise, it defaults to low. This output drives compatible devices like the LMH0302 cable driver to configure edge rates per SMPTE compliance.
LMH0346MHX/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 20-PowerTSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Reclocker
- Applications:
- Professional Video
- Standards:
- DVB-ASI, SMPTE
- Control Interface:
- Serial
- Voltage - Supply:
- 3.135V ~ 3.465V
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 20-HTSSOP
LMH0346MHX/NOPB FAQ
1.How can I place an order for LMH0346MHX/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for LMH0346MHX/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LMH0346MHX/NOPB reliable?
The price and inventory of LMH0346MHX/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LMH0346MHX/NOPB is usually 5 days.
3.What payment methods are accepted for LMH0346MHX/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LMH0346MHX/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LMH0346MHX/NOPB?
LMH0346MHX/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LMH0346MHX/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LMH0346MHX/NOPB?
For technical support, including LMH0346MHX/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LMH0346MHX/NOPB requirements.
6.How does Aetrix verify that LMH0346MHX/NOPB is sourced from the original manufacturer or authorized distributors?
All LMH0346MHX/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LMH0346MHX/NOPB meets industry standards.
7.What is the process for return or replacement of LMH0346MHX/NOPB?
All LMH0346MHX/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LMH0346MHX/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LMH0346MHX/NOPB part is unused and in its original packaging.
Return procedure for LMH0346MHX/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LMH0346MHX/NOPB Tags
-
HDMI2C1-6C1
STMicroelectronics
-
ADA4430-1YKSZ-R7
Analog Devices Inc.
-
LM1881MX/NOPB
Texas Instruments
-
SN75DP130SSRGZR
Texas Instruments
-
EQCO30T5.2
Microchip Technology
-
LMH1980MM/NOPB
Texas Instruments
-
EQCO30R5.D
Microchip Technology
-
SII9022ACNU
Lattice Semiconductor Corporation
-
SN65DP159RGZR
Texas Instruments
-
SN65DP159RSBR
Texas Instruments
-
SN65DP141RLJR
Texas Instruments
-
LMH0303SQ/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
