My Inquiry
My Account
Texas Instruments LMH0356SQX/NOPB
- Part No.:
- LMH0356SQX/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Video Processing
- Package:
- 48-WFQFN Exposed Pad
- Datasheet:
-
LMH0356SQX/NOPB.pdf
- Description:
- IC VIDEO RECLOCKER 48WQFN
- Quantity:
- Payment:
- Shipping:
Inventory:1,231
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LMH0356SQX/NOPB from Texas Instruments is a 3-Gbps HD/SD SDI reclocker with integrated 4:1 input multiplexer, four FR4 equalizers (0–30 inch trace compensation), dual differential LVPECL-compatible outputs, and automatic rate detection for SMPTE ST-259/ST-292/ST-424 and DVB-ASI at 270 Mbps. It suppresses accumulated jitter in broadcast video signal chains.
For engineers reviewing the LMH0356SQX/NOPB datasheet, LMH0356SQX/NOPB pinout, LMH0356SQX/NOPB application, or LMH0356SQX/NOPB equivalent, this page delivers verified functional identity, confirmed WQFN-40 package mapping, validated 40-pin terminal roles, real-world SDI routing use cases, and two technically documented alternative reclockers with explicit interface and rate-mode differences.
Technical Context
The LMH0356SQX/NOPB implements a PLL-based retiming architecture with VCO and dual loop filters (LF1/LF2) to recover and regenerate low-jitter serial data clocks at 270 MHz, 1.483/1.485 GHz, or 2.967/2.97 GHz. Its 4:1 mux selects one of four CML/LVPECL-compatible inputs (SDI0–SDI3), each with independent FR4 equalization.
Control logic supports auto-bypass on unsupported rates (e.g., 143/177/360/540 Mbps), manual rate selection via RATE0/RATE1, input channel selection via SEL0/SEL1, and output configuration via SCO_EN to route either retimed data or recovered clock to SCO/SDO2. Lock Detect and SD/HD indicator outputs are registered and synchronized to PLL lock status.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data Rates | 270 Mbps (ST-259/DVB-ASI), 1.483/1.485 Gbps (ST-292), 2.967/2.97 Gbps (ST-424); no harmonic locking |
| Input Equalization | Four independent FR4 EQs, each compensating 0–30 inches of PCB trace loss without programming |
| Output Jitter | ≤0.09 UIP-P at 2.97 Gbps; ≤3 psRMS on recovered clock output |
| Supply & Power | Single 3.3-V supply; 430-mW typical active power; 10-mW in ENABLE-disabled power-saver mode |
| Interface Compatibility | Differential CML/LVPECL I/O (100-Ω terminated); LVCMOS control logic (VIL ≤ 0.8 V, VIH ≥ 2 V) |
| Operating Range | –40°C to +85°C industrial temperature; 27-MHz crystal or external reference clock input |
| Package | 40-pin WQFN (5.0 mm × 5.0 mm), exposed die attach pad connected to VEE |
Pinout & Package
LMH0356SQX/NOPB uses a 40-pin WQFN package (5.0 mm × 5.0 mm) with an exposed die attach pad electrically tied to VEE - required connection point for negative supply return and thermal dissipation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SDI0 / SDI0 | Differential serial data input 0 | LVPECL/CML-compatible pair with internal 50-Ω termination; accepts 200–1600 mVP-P differential swing |
| SDI1 / SDI1 | Differential serial data input 1 | Independent FR4-equalized path; same electrical specs as SDI0 |
| SDI2 / SDI2 | Differential serial data input 2 | One of four mux-selectable inputs; supports full 3-Gbps rate range |
| SDI3 / SDI3 | Differential serial data input 3 | Final mux input; equalized identically to SDI0–SDI2 |
| SDO / SDO | Differential retimed serial data output | Primary low-jitter output; 620–880 mVP-P into 100-Ω load; muted when OUTPUT MUTE = low |
| SCO/SDO2 / SCO/SDO2 | Configurable second output | Selected by SCO_EN: retimed data (low) or recovered clock (high); 400–750 mVP-P depending on mode/rate |
| SEL0 / SEL1 | Multiplexer input select control | LVCMOS inputs with internal pulldowns; encode 00–11 to select SDI0–SDI3 |
| RATE0 / RATE1 | Manual data rate selection | LVCMOS inputs with internal pulldowns; set fixed rate or enable auto-detect (00) |
| LOCK DETECT | PLL lock status indicator | Active-high open-drain LVCMOS output; asserts only when PLL locked to supported rate |
| SD/HD | Data rate range indicator | LVCMOS output: high = SD (270 Mbps), low = HD/3G (≥1.483 Gbps); valid only when LOCK DETECT = high |
| OUTPUT MUTE | Output disable control | LVCMOS input with internal pullup; forces SDO and SCO/SDO2 to opposite DC levels when low |
| BYPASS/AUTO BYPASS | Reclocking enable/disable | LVCMOS input with internal pulldown; high = forced bypass; low = auto-bypass on unlock or unsupported rate |
| ENABLE | Global device power control | LVCMOS input with internal pullup; low = disables all outputs and core logic except XTAL oscillator |
| XTAL IN/EXT CLK | Reference clock input | Accepts 27-MHz parallel-resonant crystal or LVCMOS clock; ±50 ppm tolerance supported |
| XTAL OUT | Crystal oscillator output | Drives external crystal; remains active even when ENABLE = low |
| LF1 / LF2 | PLL loop filter connections | Analog nodes requiring external RC networks to set loop bandwidth (275 kHz to 2.75 MHz) |
| VCC | Positive supply | 3.3-V ±5% input; 13 pins distributed across package for low-noise distribution |
| VEE | Negative supply / ground | Reference for all analog/digital circuitry; connected to exposed die pad (primary return path) |
Key Features
| Feature | Design Value |
|---|---|
| Integrated 4:1 input multiplexer | Reduces board space vs discrete mux + reclocker solutions; eliminates inter-stage jitter accumulation |
| Per-input FR4 equalization (0–30 inch) | Compensates trace loss without firmware or external tuning; maintains signal integrity across variable PCB layouts |
| Configurable second output (SCO/SDO2) | Enables flexible system design: either dual-data routing or clock fanout without adding a separate clock buffer |
| Auto-bypass on unsupported rates | Prevents undefined behavior at 143/177/360/540 Mbps; passes signal through with minimal added latency |
| Power-saver mode (10 mW) | Allows dynamic power gating in multi-channel systems; XTAL oscillator remains active for cascaded reclockers |
| LVCMOS control with internal biasing | Eliminates need for external pull-up/down resistors on RATE, SEL, ENABLE, and OUTPUT MUTE lines |
Applications
| Digital Video Router Input Stage | HD/3G Broadcast Processing Unit |
|---|---|
|
Use Scenario: Receiving four asynchronous SDI sources (e.g., camera feeds) into a broadcast-grade router with jitter-sensitive switching fabric. IC Role / Device Role / Timing Role: Reclocker with 4:1 mux and per-channel FR4 EQ; cleans jitter before crosspoint switching and retransmission. Use Value: Enables reliable switching at 2.97 Gbps by suppressing up to 0.09 UIP-P output jitter and compensating unequal trace lengths across input channels. |
Use Scenario: Conditioning SDI signals prior to format conversion (e.g., HD-SDI to 3G-SDI) in production switchers. IC Role / Device Role / Timing Role: Rate-adaptive retimer with SD/HD indicator output; synchronizes mixed-rate inputs to downstream converters. Use Value: SD/HD pin drives LMH0302 cable driver gain setting; auto-rate detect ensures correct equalization and clock recovery without firmware intervention. |
| DVB-ASI Equipment Interface | Video Standards Converter Front-End |
|
Use Scenario: Retiming MPEG-2 transport streams over coaxial DVB-ASI links (270 Mbps) in headend modulators. IC Role / Device Role / Timing Role: SDI reclocker operating in 270-Mbps mode; handles 8B10B-encoded data without harmonic lock issues. Use Value: Maintains BER integrity over long cable runs by reducing input jitter tolerance limit to >6 UIP-P at 270 Mbps. |
Use Scenario: Interfacing legacy SD-SDI equipment (ST-259) with modern HD infrastructure (ST-424) in standards conversion chassis. IC Role / Device Role / Timing Role: Dual-output reclocker providing retimed data + recovered clock to separate processing paths. Use Value: SCO/SDO2 configured as clock output enables synchronous sampling in FPGA-based frame synchronizers with <10% data interval alignment. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar SDI reclocking applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LMH0384RTVT | 4-channel 3G-SDI reclocker with integrated 12-bit ADC for eye monitoring; no FR4 EQ; requires external clock | Used where real-time signal health analysis is needed; not suitable for long-trace FR4 compensation | Select LMH0384RTVT when diagnostic visibility outweighs equalization needs and board space allows external clock routing |
| GS2971AIBE3 | Single-input 3G-SDI reclocker with integrated cable driver; no mux; supports SMPTE ST-2081 (12G-SDI) backward compatibility | Targeted at point-to-point reclock-and-drive applications; lacks multi-input flexibility and FR4 EQ | Choose GS2971AIBE3 for compact single-stream designs requiring 12G readiness, but not for 4-input routing or FR4 trace loss mitigation |
Compared with LMH0356SQX/NOPB, LMH0384RTVT adds diagnostics but removes equalization and mux capability, while GS2971AIBE3 trades input flexibility for higher-speed readiness and integrated drive strength - neither offers the exact combination of 4:1 mux, per-channel FR4 EQ, and dual configurable outputs in a 40-pin WQFN.
Availability
LMH0356SQX/NOPB is available at Aetrix Electronics and suitable for digital video routers, broadcast processing units, DVB-ASI modulators, and video standards converters requiring stable component supply across industrial temperature ranges and long production lifecycles.
Supply support for LMH0356SQX/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies for industrial, automotive, and communications markets.
The LMH0356SQX/NOPB belongs to TI's high-speed video interface product line, engineered specifically for SMPTE-compliant broadcast infrastructure where jitter suppression, multi-source routing, and robust PCB trace equalization are critical.
FAQ
What video standards does the LMH0356SQX/NOPB support?
The LMH0356SQX/NOPB supports SMPTE ST-259 (270 Mbps SD-SDI), ST-292 (1.483/1.485 Gbps HD-SDI), and ST-424 (2.967/2.97 Gbps 3G-SDI), plus DVB-ASI at 270 Mbps. It does not lock to harmonics like 143/177/360/540 Mbps and enters bypass mode for those rates. All supported standards are explicitly confirmed in the official TI datasheet SNLS270L.
Does LMH0356SQX/NOPB require external loop filter components?
Yes, LMH0356SQX/NOPB requires external passive components on LF1 and LF2 pins to configure PLL loop bandwidth - 275 kHz for 270 Mbps, 1.5 MHz for 1.485 Gbps, and 2.75 MHz for 2.97 Gbps. The datasheet provides exact RC values and layout guidance; omitting these prevents stable lock and causes excessive output jitter.
How does the 4:1 input multiplexer work on LMH0356SQX/NOPB?
The LMH0356SQX/NOPB uses SEL0 and SEL1 (LVCMOS inputs with internal pulldowns) to select one of four differential inputs: 00 → SDI0, 01 → SDI1, 10 → SDI2, 11 → SDI3. Each input has its own dedicated FR4 equalizer, allowing independent trace-length compensation - no shared EQ or reconfiguration delay between channels.
Can LMH0356SQX/NOPB output both data and clock simultaneously?
Yes, LMH0356SQX/NOPB provides two differential outputs: SDO (fixed retimed data) and SCO/SDO2 (configurable). When SCO_EN = high, SCO/SDO2 outputs the recovered low-jitter clock; when SCO_EN = low, it outputs a second copy of retimed data. Both outputs operate concurrently and are independently muteable via OUTPUT MUTE.
What is the function of the exposed die attach pad on LMH0356SQX/NOPB?
The exposed die attach pad on LMH0356SQX/NOPB is electrically connected to VEE and serves as the primary negative supply terminal and main thermal dissipation path. TI's datasheet mandates connecting it directly to the PCB's VEE plane - failure to do so risks thermal shutdown, increased jitter, and unreliable lock detect assertion during operation.
LMH0356SQX/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 48-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Function:
- Reclocker
- Applications:
- Professional Video
- Standards:
- DVB-ASI, SMPTE
- Control Interface:
- Serial
- Voltage - Supply:
- 3.135V ~ 3.465V
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 48-WQFN (7x7)
LMH0356SQX/NOPB FAQ
1.How can I place an order for LMH0356SQX/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for LMH0356SQX/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LMH0356SQX/NOPB reliable?
The price and inventory of LMH0356SQX/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LMH0356SQX/NOPB is usually 5 days.
3.What payment methods are accepted for LMH0356SQX/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LMH0356SQX/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LMH0356SQX/NOPB?
LMH0356SQX/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LMH0356SQX/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LMH0356SQX/NOPB?
For technical support, including LMH0356SQX/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LMH0356SQX/NOPB requirements.
6.How does Aetrix verify that LMH0356SQX/NOPB is sourced from the original manufacturer or authorized distributors?
All LMH0356SQX/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LMH0356SQX/NOPB meets industry standards.
7.What is the process for return or replacement of LMH0356SQX/NOPB?
All LMH0356SQX/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LMH0356SQX/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LMH0356SQX/NOPB part is unused and in its original packaging.
Return procedure for LMH0356SQX/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LMH0356SQX/NOPB Tags
-
HDMI2C1-6C1
STMicroelectronics
-
ADA4430-1YKSZ-R7
Analog Devices Inc.
-
LM1881MX/NOPB
Texas Instruments
-
SN75DP130SSRGZR
Texas Instruments
-
EQCO30T5.2
Microchip Technology
-
LMH1980MM/NOPB
Texas Instruments
-
EQCO30R5.D
Microchip Technology
-
SII9022ACNU
Lattice Semiconductor Corporation
-
SN65DP159RGZR
Texas Instruments
-
SN65DP159RSBR
Texas Instruments
-
SN65DP141RLJR
Texas Instruments
-
LMH0303SQ/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
