My Inquiry
My Account
Texas Instruments LMH0384SQX/NOPB
- Part No.:
- LMH0384SQX/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Specialized
- Package:
- 16-WQFN Exposed Pad
- Datasheet:
-
LMH0384SQX/NOPB.pdf
- Description:
- IC INTERFACE SPECIALIZED 16WQFN
- Quantity:
- Payment:
- Shipping:
Inventory:1,217
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LMH0384SQX/NOPB from Texas Instruments is a 3-Gbps SDI adaptive cable equalizer designed for serial digital video signal recovery in broadcast and professional video systems. It equalizes signals over Belden 1694A coaxial cable up to 140 m at 2.97 Gbps, supports SMPTE ST 424/292/344/259 standards, implements DC restoration for pathological data, and operates from a single 3.3-V supply.
For engineers reviewing the LMH0384SQX/NOPB datasheet, LMH0384SQX/NOPB pinout, LMH0384SQX/NOPB application, or LMH0384SQX/NOPB equivalent, key selection considerations include configurable SPI vs. pin-mode operation, programmable output common-mode voltage (1.05–1.85 V), adjustable differential swing (400–800 mVP-P), auto-sleep power management (14 mA typical), and carrier-detect–based muting with MUTEREF threshold control.
Technical Context
The LMH0384SQX/NOPB integrates a multistage adaptive equalizer filter controlled by an external 1-µF AEC loop capacitor across AEC+ and AEC− pins, enabling automatic gain and bandwidth adjustment based on cable loss. Its DC restoration block fully restores baseline for SMPTE RP 178/198-compliant pathological patterns without requiring external AC coupling.
In pin mode (SPI_EN = GND), it provides footprint compatibility with LMH0344/LMH0044/LMH0074 and fixed-function control via BYPASS, MUTE, AUTO SLEEP, and CD pins. In SPI mode (SPI_EN = VCC), it exposes five 8-bit registers for cable-length indication, launch amplitude optimization, and fine-grained output driver tuning including VOS and VSSP-P adjustment.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data Rate Range | 125 Mbps to 2.97 Gbps - supports SD, HD, and 3G-SDI standards including ST 259, ST 292, ST 344, and ST 424. |
| Cable Equalization | Up to 140 m of Belden 1694A at 2.97 Gbps - enables extended reach in broadcast infrastructure without repeaters. |
| Supply Voltage | 3.135 V to 3.465 V - single 3.3-V rail operation with ±5% tolerance, compatible with standard LDOs. |
| Output Interface | Internally terminated 100-Ω LVDS - eliminates need for external termination resistors and simplifies PCB layout. |
| Power Consumption | 14 mA typical in power-save mode - reduces thermal load and system power budget during idle periods. |
| Jitter Performance | <0.35 UI at 2.97 Gbps over 140 m Belden 1694A - meets SMPTE RP 184/192 requirements for broadcast-grade signal integrity. |
| Operating Temperature | −40°C to +85°C - qualified for industrial and broadcast equipment deployed in uncontrolled environments. |
Pinout & Package
LMH0384SQX/NOPB is housed in a 16-pin WQFN package (4.00 mm × 4.00 mm) with exposed die attach pad (DAP) connected to VEE (ground). The DAP must be soldered to a ground plane for thermal and electrical performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 9, - (DAP) | Ground (VEE) | Negative power supply reference and thermal path; DAP requires low-impedance connection to PCB ground plane. |
| 2, 3 | Differential Input (SDI, SDI) | AC-coupled true/complement SDI input pair accepting 720–950 mVP-P swing; supports single-ended input with proper termination. |
| 4 | Mode Select (SPI_EN) | LVCMOS input with internal pulldown; high = SPI register access mode, low = pin-compatible legacy mode (LMH0344). |
| 5, 6 | AEC Loop Filter (AEC+, AEC−) | Analog nodes for external 1-µF capacitor; sets adaptation loop response time and stability for varying cable lengths. |
| 7 (Pin Mode) / 7 (SPI Mode) | BYPASS / CD | In pin mode: active-high bypass disables equalization. In SPI mode: carrier detect output indicates valid input presence. |
| 8, 14 | MUTEREF / MUTE | MUTEREF sets CD threshold voltage (0.8–1.3 V range); MUTE forces LVDS outputs to logic zero when high. |
| 10, 11 | Differential Output (SDO, SDO) | Internally terminated 100-Ω LVDS outputs with programmable VOS (1.05–1.85 V) and VSSP-P (400–800 mVP-P). |
| 12 | AUTO SLEEP | LVCMOS input with internal pullup; high enables deep power-down (<14 mA) when no signal is detected; takes precedence over MUTE/BYPASS. |
| 13, 16 | Power (VCC) | +3.3-V supply inputs; require local 100-nF ceramic decoupling per pin near package edge. |
Key Features
| Feature | Design Value |
|---|---|
| Adaptive Equalization with DC Restoration | Self-biasing DC restoration handles SMPTE RP 178/198 pathological patterns (e.g., long runs of zeros/ones) without baseline wander or level shift. |
| Configurable Operation Modes | Pin mode ensures drop-in replacement for LMH0344/LMH0044; SPI mode unlocks full programmability including cable-length indicator and launch amplitude tuning. |
| Programmable Output Driver | VOS adjustable in 200-mV steps (1.05–1.85 V) and VSSP-P in 100-mV steps (400–800 mVP-P) for optimal interfacing with diverse receivers (e.g., 1.8-V crosspoint switches). |
| Intelligent Power Management | Auto sleep activates within 200 µs of signal loss and wakes in <1 µs; reduces system power by >85% versus active operation while maintaining sub-microsecond responsiveness. |
| Carrier-Detect–Based Muting | CD output and MUTEREF-adjustable threshold enable precise muting at defined cable degradation levels-critical for fail-safe broadcast switching. |
Applications
| Studio Camera Backhaul | Live Production Switcher Input |
|---|---|
|
Use Scenario: Transmitting uncompressed 1080p60 video from camera head to control room over 120 m of Belden 1694A coaxial cable. IC Role / Device Role / Timing Role: Adaptive equalizer restoring signal integrity degraded by skin-effect and dielectric loss at 2.97 Gbps. Use Value: Eliminates need for intermediate reclockers or fiber conversion, reducing latency and system cost while meeting SMPTE ST 424 jitter compliance. |
Use Scenario: Feeding multiple SDI sources into a 32×32 broadcast video switcher with variable cable lengths (20–100 m). IC Role / Device Role / Timing Role: Input-stage equalizer normalizing signal amplitude and jitter across heterogeneous source paths before routing. Use Value: Ensures consistent eye opening and timing margin at switcher inputs, preventing frame drops or sync loss during rapid source switching. |
| Outside Broadcast Truck | Medical Imaging Video Distribution |
|
Use Scenario: Distributing 4K UHD (12G-SDI) baseband video over legacy coaxial infrastructure in mobile OB units. IC Role / Device Role / Timing Role: 3G-SDI equalizer used in 4×3G aggregation architecture to extend reach of individual 3G lanes before multiplexing. Use Value: Leverages existing coax plant instead of rewiring with fiber, cutting deployment time and enabling rapid reconfiguration between venues. |
Use Scenario: Routing diagnostic ultrasound and endoscopy video streams from imaging carts to PACS displays over 60 m of installed coax. IC Role / Device Role / Timing Role: Signal conditioner ensuring bit-error-free transmission of real-time grayscale video with strict latency constraints. Use Value: Maintains pixel-perfect fidelity and sub-frame latency required for clinical decision-making, avoiding artifacts from unequalized intersymbol interference. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar SDI equalizer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LMH0344SQX/NOPB | Fixed-function pin-mode only; no SPI interface, no programmable VOS/VSSP-P, lower max data rate (1.5 Gbps). | Limited to legacy SD/HD-SDI systems without need for 3G-SDI or dynamic output tuning. | Select when footprint compatibility and cost sensitivity outweigh need for 3G support or programmability. |
| GS2971-IBE3 | Includes integrated reclocking; supports 12G-SDI; requires external clock; higher power (120 mA active). | Suitable for systems requiring jitter cleanup in addition to equalization, especially at 12G-SDI rates. | Select when deterministic jitter reduction is required alongside equalization, or when migrating to 12G-SDI infrastructure. |
Compared with LMH0344SQX/NOPB, the LMH0384SQX/NOPB adds 3G-SDI support and SPI configurability but shares pinout; compared with GS2971-IBE3, it offers lower power and simpler implementation but lacks reclocking-making LMH0384SQX/NOPB optimal for pure equalization in space- and power-constrained broadcast endpoints.
Availability
LMH0384SQX/NOPB is available at Aetrix Electronics and suitable for broadcast infrastructure, live production switchers, and medical video distribution requiring stable component supply, long-lifecycle assurance, and SMPTE-compliant signal integrity.
Supply support for LMH0384SQX/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and high-reliability ICs for industrial, automotive, and communications markets.
The LMH0384SQX/NOPB belongs to TI's broadcast video signal conditioning portfolio, engineered specifically for SMPTE-compliant SDI infrastructure where cable reach, jitter control, and power efficiency are critical design constraints.
FAQ
What is the maximum cable length LMH0384SQX/NOPB supports at 2.97 Gbps?
The LMH0384SQX/NOPB equalizes up to 140 meters of Belden 1694A coaxial cable at 2.97 Gbps while maintaining SMPTE RP 184/192 jitter compliance. Performance scales with cable quality: shorter lengths (e.g., 110 m) achieve <0.3 UI jitter, while 140 m yields ≤0.35 UI. This is validated per ST 424 test conditions using PRBS10 patterns.
Does LMH0384SQX/NOPB require external termination resistors on its LVDS outputs?
No. The LMH0384SQX/NOPB features internally terminated 100-Ω differential LVDS outputs (SDO/SDO), eliminating the need for external 100-Ω series or parallel termination. This simplifies PCB layout, reduces component count, and improves signal integrity by minimizing stub effects-provided the receiving device accepts standard LVDS common-mode and swing ranges.
How does the auto sleep function work in LMH0384SQX/NOPB?
When AUTO SLEEP is high, the LMH0384SQX/NOPB enters deep power-save mode (<14 mA) within 200 µs of detecting no valid input signal (via CD deassertion). It wakes automatically in <1 µs upon signal reappearance. Auto sleep has priority over MUTE and BYPASS, ensuring lowest possible power during idle periods without compromising system responsiveness in broadcast environments.
Can LMH0384SQX/NOPB interface directly with 1.8-V receivers?
Yes. The LMH0384SQX/NOPB's output common-mode voltage (VOS) is programmable from 1.05 V to 1.85 V in 200-mV steps via SPI, and differential swing (VSSP-P) is adjustable from 400 mVP-P to 800 mVP-P. This allows direct DC-coupled interfacing with 1.8-V LVDS or pseudo-LVDS receivers without level-shifting circuitry-reducing BOM cost and board area.
What is the role of the AEC+ and AEC− pins on LMH0384SQX/NOPB?
The AEC+ and AEC− pins connect to opposite terminals of a 1-µF external capacitor that forms the loop filter for the adaptive equalizer's automatic gain control. This capacitor sets the time constant governing how rapidly the equalizer adapts to changing cable loss-ensuring stable convergence without oscillation across temperature, voltage, and data pattern variations.
LMH0384SQX/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 16-WQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- Digital Interface
- Interface:
- SPI Serial
- Voltage - Supply:
- 3.135V ~ 3.465V
- Supplier Device Package:
- 16-WQFN (4x4)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
LMH0384SQX/NOPB FAQ
1.How can I place an order for LMH0384SQX/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for LMH0384SQX/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LMH0384SQX/NOPB reliable?
The price and inventory of LMH0384SQX/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LMH0384SQX/NOPB is usually 5 days.
3.What payment methods are accepted for LMH0384SQX/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LMH0384SQX/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LMH0384SQX/NOPB?
LMH0384SQX/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LMH0384SQX/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LMH0384SQX/NOPB?
For technical support, including LMH0384SQX/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LMH0384SQX/NOPB requirements.
6.How does Aetrix verify that LMH0384SQX/NOPB is sourced from the original manufacturer or authorized distributors?
All LMH0384SQX/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LMH0384SQX/NOPB meets industry standards.
7.What is the process for return or replacement of LMH0384SQX/NOPB?
All LMH0384SQX/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LMH0384SQX/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LMH0384SQX/NOPB part is unused and in its original packaging.
Return procedure for LMH0384SQX/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LMH0384SQX/NOPB Tags
-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments
-
MD0100N8-G
Microchip Technology
-
PCA9548APW,118
NXP Semiconductors
-
PCA9540BDP,118
NXP Semiconductors
-
PCA9548APWR
Texas Instruments
-
PCA9546APW,118
NXP Semiconductors
-
PTN3360DBS,518
NXP Semiconductors
-
PCA9546ABS,118
NXP Semiconductors
-
PCA9518PWR
Texas Instruments
-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
