Texas Instruments LMH1218RTWT
- Part No.:
- LMH1218RTWT
- Manufacturer:
- Texas Instruments
- Category:
- Video Processing
- Package:
- 24-WFQFN Exposed Pad
- Datasheet:
-
LMH1218RTWT.pdf
- Description:
- IC VIDEO RECLOCKER 24WQFN
- Quantity:
- Payment:

- Shipping:

Inventory:965
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LMH1218RTWT from Texas Instruments is a low-power ultra HD cable driver with integrated reclocker, supporting serial video data rates up to 11.88 Gbps for SMPTE ST-2082/2081 (proposed), 424M, 344M, 292M, 259M, DVB-ASI, and 10GbE SMPTE 2022-5/6. It features dual differential inputs (IN0±, IN1±), dual outputs (75-Ω OUT0± and 100-Ω OUT1±), reference-free CDR lock, and SPI/SMBus programmability. Used in UHDTV routing and optical module interfaces.
For engineers reviewing the LMH1218RTWT datasheet, LMH1218RTWT pinout, LMH1218RTWT application, or LMH1218RTWT equivalent, this page delivers verified electrical specs (e.g., 300-mW power, 45-ps rise time at 11.88 Gbps), package mapping (24-pin WQFN, 4 mm × 4 mm), validated pin functions (e.g., LOCK as CDR lock indicator, ENABLE for power-down control), and confirmed alternatives for SMPTE/10GbE reclocking applications.
Technical Context
The LMH1218RTWT integrates a wide-range clock-and-data recovery (CDR) circuit capable of locking to data rates from 270 Mbps to 11.88 Gbps without external reference clocks or loop filters. Its dual-input 2:1 mux selects between two video sources, while on-chip equalization compensates for PCB trace loss up to 35 inches FR4.
It supports simultaneous 1:2 fanout via independent 75-Ω (OUT0±) and 100-Ω (OUT1±) outputs, each with programmable voltage swing and de-emphasis. The CDR latency is 1.5 UI + 195 ps for reclocked data and 230 ps in raw (bypass) mode, with deterministic jitter under 7 psP-P at 10.3125 Gbps on OUT1.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data Rate Support | 11.88 Gbps (ST-2082), 10.3125 Gbps (10GbE), 5.94–0.27 Gbps - enables UHDTV/4K/8K, SMPTE 2022-5/6, and DVB-ASI transport |
| Power Consumption | 300 mW (locked, 75-Ω OUT0 only) - enables thermal management in dense video routing cards |
| Rise/Fall Time (OUT0) | 35–45 ps (11.88–1.485 Gbps), 400–1500 ps (270 Mbps) - ensures signal integrity across SD to 12G-SDI |
| Output Impedance | 75 Ω (OUT0±), 100 Ω (OUT1±) - matches coaxial (75 Ω) and differential PCB/fiber (100 Ω) media |
| CDR Lock Time | <5 ms (from signal detect to LOCK assertion) - enables rapid system startup and hot-swap resilience |
| Jitter Performance | 0.12 UI total jitter (10.3125 Gbps, OUT1), 0.18 UI alignment jitter (11.88 Gbps, OUT0) - meets SMPTE 424M eye mask requirements |
| Supply Voltage | 2.5 V ±5% - simplifies power delivery with single-rail LDO, compatible with FPGA I/O banks |
Pinout & Package
LMH1218RTWT is housed in a 24-pin WQFN package (RTW suffix), 4.00 mm × 4.00 mm body size, with exposed thermal pad (DAP) requiring ≥5 vias to GND per TI package drawing.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN0+, IN0− | Differential video input A | 100-Ω on-chip termination; accepts SMPTE/10GbE signals; requires 4.7-µF AC-coupling caps |
| IN1+, IN1− | Differential video input B | 100-Ω on-chip termination; enables 2:1 source selection via IN_OUT_SEL register |
| OUT0+, OUT0− | 75-Ω CML-compatible output | Drives coaxial cables per SMPTE 424M/292M; 720–880 mVP-P swing; 75-Ω DC termination to VDD |
| OUT1+, OUT1− | 100-Ω differential output | Fanout to SFP+/optical modules; 400–700 mVP-P; supports 10GbE and ST-2081; 100-Ω on-chip termination |
| ENABLE | Power-down control | 4-level strap input; pull to VDD for auto-power-down on LOS; pull to GND for hard reset on power-up |
| LOCK | CDR lock status indicator | LVCMOS 2.5-V output; high = locked (valid recovered clock/data); used for system sync validation |
| LOS_INT_N | Loss-of-signal interrupt | Open-drain LVCMOS; asserts on LOS, eye monitor violation, or lock change; requires 4.7-kΩ external pullup |
| MOSI, MISO, SCK, SS_N | SPI interface | 2.5-V LVCMOS; supports 20-MHz clock; enables real-time register access for EQ, VOD, and mode configuration |
| MODE_SEL | Interface mode select | 4-level strap; 1 kΩ to VDD = SPI mode; 1 kΩ to GND = SMBus mode; sets I²C address in SMBus config |
Key Features
| Feature | Design Value |
|---|---|
| Reference-free CDR | Locks autonomously from 270 Mbps to 11.88 Gbps without external clock or loop filter components - reduces BOM count and layout complexity |
| Integrated 2:1 MUX + 1:2 Fanout | Hardware-selectable input source and simultaneous dual-output drive - eliminates need for external multiplexers or repeaters in router designs |
| On-chip Eye Monitor | Non-disruptive real-time measurement of serial data eye opening - enables field tuning and automated link health verification |
| Automatic Slew Rate Control | Adjusts output edge rate based on detected data rate - maintains signal integrity across SD/HD/UHD/12G without firmware intervention |
| Low-Power Operation | 300-mW typical active power; automatic power-down on loss of signal - meets thermal constraints in fanless broadcast enclosures |
Applications
| UHDTV Video Routing | Digital Video Processing |
|---|---|
Use Scenario: 4K/8K video signal distribution across multi-layer routing switchers with minimal jitter accumulation. IC Role / Device Role / Timing Role: Reclocking cable driver that restores signal integrity and retimes serial video before retransmission. Use Value: Enables error-free 12G-SDI transmission over 100+ meters coax with <0.12 UI total jitter at 10.3125 Gbps. |
Use Scenario: Real-time color correction and frame synchronization in broadcast production systems. IC Role / Device Role / Timing Role: Input interface and reclocker for FPGA-based video processing pipelines handling SMPTE 2022-5/6 streams. Use Value: Provides sub-200 ps CDR latency and deterministic jitter under 7 psP-P, preserving timing margins for pixel-accurate processing. |
| Optical Module Interface | DVB-ASI Distribution Amplifier |
Use Scenario: Driving SFP+ optical transceivers in IP-based video transport gateways compliant with SMPTE 2110. IC Role / Device Role / Timing Role: 100-Ω differential transmitter (OUT1±) interfacing directly to fiber modules per SFF-8431. Use Value: Delivers 600 mVP-P output swing and –14 dB return loss up to 11.1 GHz - meets SFP+ compliance for 10GbE video links. |
Use Scenario: Broadcasting DVB-ASI signals to multiple set-top box feeds in headend infrastructure. IC Role / Device Role / Timing Role: Low-jitter reclocker and fanout driver ensuring bit-accurate replication of 270 Mbps transport streams. Use Value: Supports 270 Mbps lock with 1 MHz PLL bandwidth and <5 ms lock time - guarantees rapid channel switching and fault recovery. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial video reclocking applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LMH1228RTWT | Supports identical data rates and pinout but adds integrated 4:1 MUX and dual CDRs; higher power (420 mW) | Required for multi-source aggregation (e.g., quad-input routers); not drop-in for 2-input designs | Select LMH1228RTWT only when 4-input selection and independent reclocking per path are needed. |
| THS8200IPHP | Analog video DAC with embedded reclocker; no digital input support; 3.3-V supply; 48-pin HTQFP | Targets legacy analog component video (YPbPr) conversion, not SMPTE serial digital or 10GbE | Choose THS8200IPHP only for hybrid analog/digital broadcast equipment requiring DAC functionality. |
Compared with LMH1218RTWT, LMH1228RTWT offers expanded input flexibility at higher power and cost, while THS8200IPHP serves fundamentally different analog-domain applications - neither is pin-compatible, and both require PCB redesign and firmware adaptation.
Availability
LMH1218RTWT is available at Aetrix Electronics and suitable for UHDTV routing, optical module interfacing, and DVB-ASI distribution amplifiers requiring stable component supply across broadcast, professional AV, and industrial video infrastructure programs.
Supply support for LMH1218RTWT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and high-speed interface solutions for industrial, automotive, and communications markets.
The LMH1218RTWT belongs to TI's high-speed serial video interface product line, engineered specifically for SMPTE-compliant reclocking and cable driving in broadcast-grade UHDTV infrastructure.
FAQ
What data rates does the LMH1218RTWT support, and how is rate detection handled?
The LMH1218RTWT supports 11.88 Gbps (ST-2082), 10.3125 Gbps (10GbE), 5.94 Gbps (ST-2081), 2.97 Gbps (SMPTE 424M), 1.485 Gbps (292M), 270 Mbps (259M), and DVB-ASI. Rate detection is fully automatic: its wide-range CDR locks without external reference clocks, using internal algorithms to identify and adapt to incoming data rates within <5 ms. This is confirmed in Section 6.5 and Figure 7-1 of the SNLS474E datasheet.
Does the LMH1218RTWT require an external reference clock for CDR operation?
No, the LMH1218RTWT operates reference-free - it performs autonomous clock-and-data recovery across all supported rates (270 Mbps to 11.88 Gbps) without any external clock or loop filter components. This eliminates timing circuitry overhead and reduces board area, as explicitly stated in the "Features" section and Section 7.3 of the SNLS474E datasheet.
What is the function of the MODE_SEL pin on the LMH1218RTWT?
The MODE_SEL pin on the LMH1218RTWT is a 4-level strap input that selects the device's control interface: 1 kΩ to VDD configures SPI mode (using MOSI/MISO/SCK/SS_N), while 1 kΩ to GND configures SMBus mode (using SDA/SCL). Its state is latched at power-up and determines register map access and address assignment, as detailed in Table 5-1 and Section 5 of SNLS474E.
Can the LMH1218RTWT drive both coaxial and optical interfaces simultaneously?
Yes - the LMH1218RTWT supports simultaneous 1:2 fanout: OUT0± provides 75-Ω CML-compatible output for coaxial SMPTE links, while OUT1± delivers 100-Ω differential output compliant with SFF-8431 (SFP+) for optical modules. Both outputs operate concurrently with independent voltage swing and equalization settings, per Section 3 and Figure 8-2 of SNLS474E.
What thermal considerations apply to the LMH1218RTWT in continuous operation?
The LMH1218RTWT has a junction-to-board thermal resistance (RθJB) of 11.8°C/W and requires proper thermal management: the exposed DAP must be connected to GND with ≥5 vias, and PCB copper area should follow TI's WQFN layout guidelines. At 300 mW dissipation, ambient temperature must remain ≤85°C to keep junction temperature within spec, as specified in Section 6.4 of SNLS474E.
LMH1218RTWT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 24-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Driver, Reclocker
- Applications:
- Professional Video
- Standards:
- DVB-ASI, SMPTE
- Control Interface:
- Serial, SPI
- Voltage - Supply:
- 2.37V ~ 2.62V
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-WQFN (4x4)
LMH1218RTWT FAQ
1.How can I place an order for LMH1218RTWT through Aetrix?
Please submit a Request for Quotation (RFQ) for LMH1218RTWT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LMH1218RTWT reliable?
The price and inventory of LMH1218RTWT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LMH1218RTWT is usually 5 days.
3.What payment methods are accepted for LMH1218RTWT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LMH1218RTWT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LMH1218RTWT?
LMH1218RTWT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LMH1218RTWT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LMH1218RTWT?
For technical support, including LMH1218RTWT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LMH1218RTWT requirements.
6.How does Aetrix verify that LMH1218RTWT is sourced from the original manufacturer or authorized distributors?
All LMH1218RTWT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LMH1218RTWT meets industry standards.
7.What is the process for return or replacement of LMH1218RTWT?
All LMH1218RTWT units undergo pre-shipment inspection (PSI). If there is an issue with LMH1218RTWT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LMH1218RTWT part is unused and in its original packaging.
Return procedure for LMH1218RTWT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LMH1218RTWT Tags

-
HDMI2C1-6C1
STMicroelectronics

-
ADA4430-1YKSZ-R7
Analog Devices Inc.

-
LM1881MX/NOPB
Texas Instruments

-
SN75DP130SSRGZR
Texas Instruments

-
EQCO30T5.2
Microchip Technology
-
LMH1980MM/NOPB
Texas Instruments

-
EQCO30R5.D
Microchip Technology

-
SII9022ACNU
Lattice Semiconductor Corporation

-
SN65DP159RGZR
Texas Instruments

-
SN65DP159RSBR
Texas Instruments

-
SN65DP141RLJR
Texas Instruments

-
LMH0303SQ/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
