Texas Instruments LMH6515SQ/NOPB
- Part No.:
- LMH6515SQ/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 16-WFQFN Exposed Pad
- Datasheet:
-
LMH6515SQ/NOPB.pdf
- Description:
- IC VARIABLE GAIN 1 CIRC 16WQFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,461
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LMH6515SQ/NOPB from Texas Instruments is a 600 MHz digitally controlled variable gain amplifier (DVGA) with precise 1 dB gain steps, 31 dB adjustable range, and fully differential signal path. It features on-chip 200 Ω or 400 Ω selectable output impedance, 8.3 dB noise figure, and 5 ns gain step settling time-designed to drive high-performance ADCs in IF sampling receivers and cellular base station signal chains.
For engineers reviewing the LMH6515SQ/NOPB datasheet, LMH6515SQ/NOPB pinout, LMH6515SQ/NOPB application, or LMH6515SQ/NOPB equivalent, key selection criteria include differential input/output compatibility, 200 Ω input impedance, gain-step linearity across temperature, OIP3 performance at 75–250 MHz, and WQFN-16 thermal management under 107 mA supply current.
Technical Context
The LMH6515SQ/NOPB integrates a digitally controlled 31-step attenuator (0 to −31 dB) followed by an ultra-linear transconductor stage with 0.1 A/V transconductance. Its open-collector differential outputs require external inductive biasing to set common-mode voltage and enable full 5.6 VPP swing-critical for driving ADCs without clipping.
Gain control uses parallel 5-bit CMOS logic (GAIN_0 to GAIN_4) with latch-enabled hold functionality; switching occurs in 5 ns with ±0.07 dB step error at 150 MHz. Bandwidth scales inversely with effective load: 600 MHz at 100 Ω, 260 MHz at 200 Ω-enabling trade-offs between speed and distortion (OIP3 = 40 dBm @ 75 MHz, 200 Ω load).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Bandwidth | 600 MHz @ 100 Ω load-supports wideband IF sampling up to 400 MHz with minimal group delay variation. |
| OIP3 | 40 dBm @ 75 MHz, 200 Ω load-enables high dynamic range in multi-tone RF receiver front-ends. |
| Noise Figure | 8.3 dB at maximum gain-balances low-noise amplification with high-linearity DVGA architecture. |
| Gain Range | −7.2 dB to +24.6 dB in 1 dB steps-provides precise AGC resolution for automatic gain control loops. |
| Supply Current | 107 mA @ 5 V-optimized for power-constrained baseband and IF signal chain stages. |
| Gain Switching Time | 5 ns-supports fast hop-settling in TDD systems and burst-mode receivers. |
| Input Impedance | 200 Ω resistive-simplifies matching to 50 Ω/100 Ω transmission lines via simple resistive dividers. |
Pinout & Package
LMH6515SQ/NOPB is housed in a thermally enhanced 4 mm × 4 mm, 16-pin WQFN package with exposed thermal pad (θJA = 47°C/W). Pin 1 is GAIN_0; pin numbering follows standard top-view orientation with GND pins at 5, 8 and thermal pad internally connected to ground.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GAIN_0 to GAIN_4 (Pins 1,9–12) | Digital gain select inputs | Parallel 5-bit CMOS interface (3.3 V logic); each pin contributes 1/2/4/8/16 dB-enables direct microcontroller or FPGA control without serial conversion. |
| LATCH (Pin 2) | Gain update enable | Low = immediate gain change; High = latched state holds gain setting-prevents transient glitches during bus updates. |
| IN+ / IN− (Pins 6,7) | Differential analog inputs | Self-biased to 1.4 V; 200 Ω input impedance-accepts AC-coupled single-ended or differential RF/IF signals without external bias networks. |
| OUT+ / OUT− (Pins 14,15) | Open-collector differential outputs | Require external RF chokes to 5 V; support 200 Ω or 400 Ω internal load selection via LOAD+/LOAD−-enables swing > VCC for maximum ADC input range. |
| LOAD+ / LOAD− (Pins 13,16) | Internal load configuration terminals | Shorting LOAD+ to LOAD− selects 200 Ω mode (lower gain, higher bandwidth); floating enables 400 Ω mode (higher gain, lower distortion). |
| VCC (Pin 3) | Analog supply | 4 V to 5.25 V operation; powers core amplifier-requires local 0.1 µF ceramic bypass to minimize supply-induced distortion. |
Key Features
| Feature | Design Value |
|---|---|
| Fully differential architecture | Eliminates even-order distortion and enables rejection of common-mode noise in mixed-signal IF paths. |
| On-chip gain register storage | Reduces external control logic overhead-latched gain persists across digital bus activity without reprogramming. |
| Selectable 200 Ω / 400 Ω output load | Allows system-level optimization: 200 Ω for 600 MHz BW + 20 dB net gain; 400 Ω for 26 dB gain + improved OIP3 at lower frequencies. |
| Single-ended to differential conversion | IN− can be AC-coupled to ground-enables cost-effective use with single-ended RF sources without balun or transformer. |
| Industrial temperature range | −40°C to +85°C operation-validated for base station outdoor units and industrial instrumentation environments. |
Applications
| Cellular Base Stations | IF Sampling Receivers |
|---|---|
|
Use Scenario: Downconversion chain in macrocell BTS where variable gain compensates path loss across multiple antenna sectors. IC Role / Device Role / Timing Role: Digitally controlled IF amplifier between mixer and 14-bit ADC-adjusts gain in real time to maintain optimal ADC input level under fading conditions. Use Value: Extends system dynamic range by up to 32 dB when paired with ADC14V155, enabling detection of weak signals amid strong interferers. |
Use Scenario: Direct IF sampling at 169 MHz in software-defined radio receivers requiring high SFDR and SNR. IC Role / Device Role / Timing Role: ADC driver with programmable gain-matches signal amplitude to ADC full-scale while preserving linearity and noise floor. Use Value: Achieves 72 dBFS SNR and >90 dBFS SFDR per TI reference design (ADC14V155KDRB), reducing need for analog calibration. |
| Instrumentation | Differential Line Receiver |
|
Use Scenario: Wideband oscilloscope front-end channel with calibrated gain stepping for signal integrity analysis. IC Role / Device Role / Timing Role: Precision variable-gain stage before digitization-maintains flat frequency response and low harmonic distortion across 600 MHz bandwidth. Use Value: Enables 1 dB gain resolution over 31 dB range without sacrificing 8.3 dB noise figure-critical for low-amplitude waveform fidelity. |
Use Scenario: High-speed data acquisition system receiving differential LVDS or CML signals over long PCB traces. IC Role / Device Role / Timing Role: Active termination and gain compensation block-replaces passive resistive termination to restore signal amplitude and common-mode stability. Use Value: Provides 200 Ω input impedance matched to transmission line, plus adjustable gain to offset trace losses-improves eye diagram margin. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar variable gain amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADL5330ACPZ-R7 | Analog-controlled VGA (0–30 dB range); no on-chip latch; requires external DAC and op-amp for gain programming. | Better suited for continuous AGC loops with analog feedback; lacks digital step precision and 5 ns switching. | Choose ADL5330ACPZ-R7 only if analog control interface and wider bandwidth (1.5 GHz) outweigh need for deterministic 1 dB steps. |
| MAX19707ETX+ | Integrated dual-channel DVGA + 12-bit ADC; 300 MHz BW; 35 dB gain range; SPI interface only. | System-on-chip solution reduces board area but sacrifices independent gain control and flexibility in ADC selection. | Choose MAX19707ETX+ when space-constrained designs prioritize integration over discrete signal chain optimization. |
Compared with ADL5330ACPZ-R7 and MAX19707ETX+, the LMH6515SQ/NOPB delivers superior gain-step accuracy (±0.07 dB), faster digital switching (5 ns vs. µs-scale), and flexible load-selectable output impedance-making it optimal for high-fidelity IF sampling where deterministic digital control and distortion-limited performance are critical.
Availability
LMH6515SQ/NOPB is available at Aetrix Electronics and suitable for cellular base stations, IF sampling receivers, instrumentation, and differential line receiver applications requiring stable component supply, consistent parametric performance across temperature, and long-term production continuity.
Supply support for LMH6515SQ/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and high-performance signal chain solutions for industrial, communications, and automotive markets.
The LMH6515SQ/NOPB belongs to TI's high-speed amplifier portfolio, engineered specifically for digitally controlled gain applications in RF and IF signal paths-emphasizing linearity, low noise, and fast settling for ADC interface and automatic gain control systems.
FAQ
What is the absolute maximum supply voltage for LMH6515SQ/NOPB?
The absolute maximum positive supply voltage (Pin 3, VCC) for LMH6515SQ/NOPB is 5.5 V. Operation above 5.25 V is outside the specified operating range and may degrade performance or reliability. The output pins (OUT+, OUT−) tolerate up to 6.8 V, enabling voltage swings beyond VCC when using RF choke biasing-this is intentional and required for full 5.6 VPP differential output swing.
How does LMH6515SQ/NOPB achieve 1 dB gain steps with such low error?
LMH6515SQ/NOPB achieves ±0.02 dB typical gain step error at DC and ±0.07 dB at 150 MHz through laser-trimmed thin-film attenuator elements and a highly linear transconductor stage. The on-chip 5-bit digital attenuator uses binary-weighted resistor networks with matched layout and process compensation-ensuring monotonicity and cumulative error < ±0.4 dB across all 32 gain states.
Can LMH6515SQ/NOPB accept single-ended input signals?
Yes, LMH6515SQ/NOPB supports single-ended input operation: connect the signal to IN+ (Pin 6) and capacitively couple IN− (Pin 7) to ground. The internal 200 Ω input impedance remains valid, and self-biasing at 1.4 V allows ±1.4 V AC-coupled input swing. For larger signals, externally bias IN− to shift common-mode voltage-though distortion increases slightly above 2.0 V.
What is the purpose of LOAD+ and LOAD− pins on LMH6515SQ/NOPB?
LOAD+ (Pin 13) and LOAD− (Pin 16) configure the internal output load network. Leaving both pins floating enables the 400 Ω differential load option (higher gain, lower bandwidth). Shorting LOAD+ to LOAD− selects the 200 Ω option (lower gain, 600 MHz bandwidth). This hardware-selectable mode eliminates need for external resistors and optimizes trade-offs between gain, bandwidth, and OIP3 without changing PCB layout.
Does LMH6515SQ/NOPB require external inductors on its outputs?
Yes, LMH6515SQ/NOPB's open-collector outputs require external RF chokes (e.g., 44.3 nH) tied to 5 V to establish output common-mode voltage and enable full differential swing. Without inductors, the output transistors saturate due to internal 200 Ω pull-up resistors. Inductor value affects bandwidth and filtering-TI recommends resonant tuning with ADC input capacitance for optimal IF response in reference designs like ADC14V155KDRB.
LMH6515SQ/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 16-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Amplifier Type:
- Variable Gain
- Number of Circuits:
- 1
- Output Type:
- Differential
- Slew Rate:
- -
- Gain Bandwidth Product:
- -
- -3db Bandwidth:
- 600 MHz
- Current - Input Bias:
- -
- Voltage - Input Offset:
- -
- Current - Supply:
- 107mA
- Current - Output / Channel:
- -
- Voltage - Supply Span (Min):
- 4 V
- Voltage - Supply Span (Max):
- 5.25 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-WQFN (4x4)
LMH6515SQ/NOPB FAQ
1.How can I place an order for LMH6515SQ/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for LMH6515SQ/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LMH6515SQ/NOPB reliable?
The price and inventory of LMH6515SQ/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LMH6515SQ/NOPB is usually 5 days.
3.What payment methods are accepted for LMH6515SQ/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LMH6515SQ/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LMH6515SQ/NOPB?
LMH6515SQ/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LMH6515SQ/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LMH6515SQ/NOPB?
For technical support, including LMH6515SQ/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LMH6515SQ/NOPB requirements.
6.How does Aetrix verify that LMH6515SQ/NOPB is sourced from the original manufacturer or authorized distributors?
All LMH6515SQ/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LMH6515SQ/NOPB meets industry standards.
7.What is the process for return or replacement of LMH6515SQ/NOPB?
All LMH6515SQ/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LMH6515SQ/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LMH6515SQ/NOPB part is unused and in its original packaging.
Return procedure for LMH6515SQ/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LMH6515SQ/NOPB Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

