Texas Instruments LMH6515SQX/NOPB
- Part No.:
- LMH6515SQX/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 16-WFQFN Exposed Pad
- Datasheet:
-
LMH6515SQX/NOPB.pdf
- Description:
- IC VARIABLE GAIN 1 CIRC 16WQFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,960
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LMH6515SQX/NOPB from Texas Instruments is a 600 MHz digitally controlled variable gain amplifier (DVGA) with precise 1 dB gain steps, 31 dB adjustable range, and fully differential signal path. It features 200 Ω input impedance, selectable 200 Ω/400 Ω output load, and 5 ns gain step switching - optimized for driving high-performance ADCs in IF sampling receivers and cellular base station signal chains.
For engineers reviewing the LMH6515SQX/NOPB datasheet, LMH6515SQX/NOPB pinout, LMH6515SQX/NOPB application, or LMH6515SQX/NOPB equivalent, key selection criteria include OIP3 performance at 75–250 MHz, noise figure (8.3 dB), gain step accuracy (<0.07 dB error at 150 MHz), and WQFN-16 thermal management under 107 mA supply current.
Technical Context
The LMH6515SQX/NOPB integrates a digitally controlled 31-step attenuator (0 to −31 dB) followed by an ultra-linear transconductor stage (0.1 A/V) with on-chip 200 Ω or 400 Ω differential loads. Its open-collector output architecture requires external inductive biasing to set common-mode voltage and enable full 5.6 VPP differential swing.
Gain control uses parallel 5-bit CMOS-compatible inputs (GAIN_0 to GAIN_4) with latch-enabled update timing; internal digital latches store gain settings, and bandwidth remains stable across all gain steps due to architecture-level decoupling of attenuation and amplification stages.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| −3 dB Bandwidth | 600 MHz @ 100 Ω effective load - enables wideband IF signal processing up to 450 MHz without significant roll-off. |
| OIP3 | 40 dBm @ 75 MHz, 200 Ω load - supports high-linearity receiver front-ends handling strong interferers near desired signals. |
| Noise Figure | 8.3 dB at maximum gain - ensures minimal degradation of SNR when driving 14-bit ADCs like ADC14V155. |
| Gain Range & Step | −7 dB to +24.6 dB in precise 1 dB increments - provides fine-grained AGC resolution for dynamic range extension up to 32 dB. |
| Gain Switching Time | 5 ns settling - allows rapid gain updates synchronized with burst-mode RF reception or time-division duplexing. |
| Supply Current | 107 mA @ 5 V - defines thermal budget for dense RF subsystem layouts using thermally enhanced WQFN package. |
| Output Impedance | Selectable 200 Ω (low-gain mode) or 400 Ω (high-gain mode) - trade-off between bandwidth (260–600 MHz) and distortion (OIP3 improves ~3 dB in high-Z mode). |
Pinout & Package
LMH6515SQX/NOPB is housed in a 4 mm × 4 mm, 16-pin thermally enhanced WQFN package with exposed thermal pad (GND). Pinout supports differential analog I/O, parallel 5-bit digital gain control, latch synchronization, and dual power domains (VCC for core, inductive bias for outputs).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GAIN_0 (Pin 1) | Digital gain bit 0 | 1 dB step weight; CMOS 3.3 V logic compatible; 5 V input risks damage. |
| GAIN_1 (Pin 12) | Digital gain bit 1 | 2 dB step weight; must be driven simultaneously with other gain bits for coherent setting. |
| GAIN_2 (Pin 11) | Digital gain bit 2 | 4 dB step weight; internal latching prevents glitches during asynchronous updates. |
| GAIN_3 (Pin 10) | Digital gain bit 3 | 8 dB step weight; combined with GAIN_4 enables full 31 dB range (0–31 dB steps). |
| GAIN_4 (Pin 9) | Digital gain bit 4 | 16 dB step weight; MSB; determines coarse gain segment before fine adjustment. |
| LATCH (Pin 2) | Update enable control | LOW = immediate gain update; HIGH = hold current setting; critical for glitch-free AGC transitions. |
| IN+ / IN− (Pins 6, 7) | Differential analog inputs | 200 Ω resistive input impedance; self-biased to 1.4 V; AC-coupled operation recommended. |
| OUT+ / OUT− (Pins 14, 15) | Open-collector differential outputs | Require external RF chokes (e.g., 44.3 nH) to establish 5 V common mode and enable >5 V swing. |
| LOAD+ / LOAD− (Pins 13, 16) | Internal load resistor taps | Shorting LOAD+ to LOAD− selects 200 Ω mode; floating enables 400 Ω high-gain configuration. |
| VCC (Pin 3) | Analog core supply | 4 V to 5.25 V operation; bypass with low-ESR ceramic capacitor near pin. |
| GND (Pins 5, 8) | Ground reference | Low-impedance ground plane connection required; exposed thermal pad is GND. |
| NC (Pin 4) | No connect | Not internally bonded; may be left floating or grounded per layout needs. |
Key Features
| Feature | Design Value |
|---|---|
| Fully differential architecture | Enables rejection of common-mode noise in mixed-signal IF paths and simplifies balun-less PCB routing. |
| On-chip 200 Ω / 400 Ω load selection | Eliminates need for external termination resistors; reduces board area and parasitic capacitance at RF nodes. |
| Single-ended to differential conversion capability | Allows direct interface to single-ended RF sources via capacitive grounding of IN−, preserving system flexibility. |
| 5 ns gain step settling time | Supports real-time AGC in TDD systems where gain must adapt within symbol boundaries (e.g., LTE/LTE-A frames). |
| Industrial temperature range (−40°C to +85°C) | Validated operation across base station outdoor unit environments and instrumentation enclosures without derating. |
| Self-biased input common-mode (1.4 V) | Reduces external bias network complexity; allows DC-coupled operation if input common-mode is externally forced to 0.9–2.0 V. |
Applications
| Cellular Base Stations | IF Sampling Receivers |
|---|---|
Use Scenario: Front-end gain control in macrocell BTS receive path prior to ADC sampling at 130–300 MHz IF. IC Role / Device Role / Timing Role: Digitally programmable DVGA providing automatic gain adjustment to maintain ADC input within full-scale range amid varying RF signal strength. Use Value: Extends system dynamic range by up to 32 dB when paired with ADC14V155, enabling detection of weak signals in presence of strong adjacent channels. |
Use Scenario: Intermediate frequency amplification in software-defined radio (SDR) receivers with tunable IF frequencies from 70–450 MHz. IC Role / Device Role / Timing Role: High-linearity, low-noise IF amplifier with fast gain agility for adaptive channel selection and interference mitigation. Use Value: Delivers 40 dBm OIP3 at 75 MHz and 8.3 dB noise figure - meets stringent SFDR (>90 dBFS) and SNR (72 dBFS) requirements of high-IF architectures. |
| Instrumentation | Differential Line Receiver |
Use Scenario: Precision signal conditioning in broadband test equipment such as spectrum analyzers and vector signal analyzers. IC Role / Device Role / Timing Role: Wideband variable gain stage supporting calibrated amplitude sweeps and harmonic distortion measurements. Use Value: Maintains <0.07 dB gain step error at 150 MHz and exhibits flat frequency response (±0.5 dB) from 10 MHz to 600 MHz - critical for traceable metrology. |
Use Scenario: Robust analog front-end for industrial fieldbus receivers requiring EMI immunity and balanced line drive. IC Role / Device Role / Timing Role: Differential receiver with 200 Ω input termination and CMRR >85 dB, rejecting common-mode noise on long cables. Use Value: Supports >5.6 VPP differential output swing with inductive biasing - accommodates ±2.8 V signal levels while maintaining >63 dB PSRR against supply ripple. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled variable gain amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADL5330ACPZ-R7 | 3 GHz bandwidth, 30 dB gain range, 50 Ω I/O, requires external DAC for gain control vs. parallel digital interface. | Better suited for microwave front-ends (>1 GHz); lacks integrated latches and self-biased inputs. | Choose ADL5330 for higher-frequency radar or satellite IF stages where bandwidth >1 GHz is mandatory. |
| MAX19723ETX+ | 700 MHz bandwidth, 25 dB gain range, 50 Ω I/O, integrated RMS detector, SPI interface instead of parallel logic. | Includes on-chip power detector for closed-loop AGC; no native support for single-ended-to-differential conversion. | Prefer MAX19723 when system-level AGC requires integrated signal monitoring and serial configuration in space-constrained designs. |
Compared with ADL5330ACPZ-R7 and MAX19723ETX+, the LMH6515SQX/NOPB delivers superior gain step fidelity (<0.07 dB error), lower noise figure (8.3 dB vs. ≥9.5 dB), and simpler parallel control - making it optimal for cost-sensitive, high-linearity IF sampling systems operating below 600 MHz.
Availability
LMH6515SQX/NOPB is available at Aetrix Electronics and suitable for cellular infrastructure, instrumentation, IF receiver, and differential line receiver applications requiring stable component supply, long-term manufacturability, and TI-qualified industrial temperature performance.
Supply support for LMH6515SQX/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and high-performance signal chain solutions with over 50 years of innovation in precision amplifiers and RF components.
The LMH6515SQX/NOPB belongs to TI's high-speed variable gain amplifier product line, engineered specifically for wideband receiver signal chains demanding low noise, high OIP3, and deterministic digital gain control in wireless infrastructure and test equipment.
FAQ
What is the absolute maximum supply voltage for LMH6515SQX/NOPB?
The absolute maximum positive supply voltage (Pin 3, VCC) for LMH6515SQX/NOPB is 5.5 V. Operation above 5.25 V is outside the specified operating range and may cause parametric shift or reliability risk. The output pins (OUT+, OUT−) tolerate up to 6.8 V, but only when biased via external inductors - never apply >5.25 V directly to VCC.
How does LMH6515SQX/NOPB achieve 5 ns gain switching time?
LMH6515SQX/NOPB achieves 5 ns gain step settling through a segmented attenuator architecture that decouples digital switching from analog amplification. The 5-bit gain control directly modulates a highly linear MOSFET-based attenuator stage, while the downstream transconductor operates at fixed bias - eliminating large-signal slewing delays typical in conventional VGAs.
Can LMH6515SQX/NOPB drive a 50 Ω load directly?
No - LMH6515SQX/NOPB is not designed for direct 50 Ω termination. Its output stage is open-collector with internal 200 Ω or 400 Ω loads; connecting a 50 Ω external load creates an effective parallel impedance (~40 Ω), degrading OIP3 and increasing distortion. For 50 Ω systems, use an external 200 Ω:50 Ω matching network or select a 50 Ω-compatible VGA like ADL5330.
What is the role of the LOAD+ and LOAD− pins on LMH6515SQX/NOPB?
LOAD+ (Pin 13) and LOAD− (Pin 16) provide access to internal 200 Ω pull-up resistors tied to OUT+ and OUT−. Leaving both pins floating configures the device for 400 Ω differential load (high-gain mode). Shorting LOAD+ to LOAD− selects 200 Ω mode (low-gain, high-bandwidth), reducing net gain by ~6 dB while improving bandwidth and output drive capability.
Does LMH6515SQX/NOPB support DC-coupled input operation?
Yes - LMH6515SQX/NOPB supports DC-coupled inputs when the external input common-mode voltage is actively driven within 0.9 V to 2.0 V. The internal self-bias is 1.4 V; deviation beyond this range increases distortion. For pure AC-coupled operation, capacitive coupling to ground on IN− is recommended to preserve common-mode rejection and simplify design.
LMH6515SQX/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 16-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Amplifier Type:
- Variable Gain
- Number of Circuits:
- 1
- Output Type:
- Differential
- Slew Rate:
- -
- Gain Bandwidth Product:
- -
- -3db Bandwidth:
- 600 MHz
- Current - Input Bias:
- -
- Voltage - Input Offset:
- -
- Current - Supply:
- 107mA
- Current - Output / Channel:
- -
- Voltage - Supply Span (Min):
- 4 V
- Voltage - Supply Span (Max):
- 5.25 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-WQFN (4x4)
LMH6515SQX/NOPB FAQ
1.How can I place an order for LMH6515SQX/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for LMH6515SQX/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LMH6515SQX/NOPB reliable?
The price and inventory of LMH6515SQX/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LMH6515SQX/NOPB is usually 5 days.
3.What payment methods are accepted for LMH6515SQX/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LMH6515SQX/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LMH6515SQX/NOPB?
LMH6515SQX/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LMH6515SQX/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LMH6515SQX/NOPB?
For technical support, including LMH6515SQX/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LMH6515SQX/NOPB requirements.
6.How does Aetrix verify that LMH6515SQX/NOPB is sourced from the original manufacturer or authorized distributors?
All LMH6515SQX/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LMH6515SQX/NOPB meets industry standards.
7.What is the process for return or replacement of LMH6515SQX/NOPB?
All LMH6515SQX/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LMH6515SQX/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LMH6515SQX/NOPB part is unused and in its original packaging.
Return procedure for LMH6515SQX/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LMH6515SQX/NOPB Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

