Texas Instruments LMH6522SQ/NOPB
- Part No.:
- LMH6522SQ/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Special Purpose Amplifiers
- Package:
- 54-WFQFN Exposed Pad
- Datasheet:
-
LMH6522SQ/NOPB.pdf
- Description:
- IC VGAIN AMP 54WQFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,373
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LMH6522SQ/NOPB from Texas Instruments is a quad digitally controlled variable gain amplifier (DVGA) with four independent 31 dB-range 1 dB-step attenuators and fixed-gain differential output amplifiers. It delivers 26 dB voltage gain, −3 dB bandwidth of 1.4 GHz, OIP3 of 49 dBm at 200 MHz, and noise figure of 8.5 dB. It drives high-performance ADCs in wideband IF sampling receivers for cellular base stations.
For engineers reviewing the LMH6522SQ/NOPB datasheet, LMH6522SQ/NOPB pinout, LMH6522SQ/NOPB application, or LMH6522SQ/NOPB equivalent, key selection criteria include per-channel enable control (High/Low Power/Shutdown), SPI or parallel digital interface, differential 100 Ω input / 20 Ω output impedance, and thermal performance in the 54-pin WQFN package.
Technical Context
The LMH6522SQ/NOPB integrates four fully differential signal paths, each comprising a digitally programmable 5-bit attenuator (0–31 dB in 1 dB steps) followed by a fixed 26 dB gain amplifier with differential outputs. Gain step accuracy is ±0.1 dB (0–23 dB range) and phase shift is ±2° between adjacent steps.
Each channel supports three power states via its dedicated enable pin: shutdown (<0.4 V), low-power mode (0.6–1.9 V), and high-power mode (≥2.2 V). The device operates from a single 4.75–5.25 V supply, achieves 17 dBm P1dB, and maintains OIP3 ≥44 dBm across all power modes and temperatures (−40°C to +85°C).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| OIP3 @ 200 MHz | 49 dBm (High Power Mode); enables high-linearity RF/IF signal chain operation without distortion-induced desensitization) |
| −3 dB Bandwidth | 1.4 GHz (supports wideband IF sampling up to 400 MHz with flat gain response) |
| Noise Figure | 8.5 dB @ 100 Ω source (low-noise front-end capability for sensitive receiver stages) |
| Gain Range & Step | +25.74 dB to −4.3 dB in precise 1 dB increments (enables accurate AGC implementation with <±0.15 dB channel matching) |
| Supply Voltage | 4.75 V to 5.25 V (compatible with standard 5 V logic and power distribution systems) |
| Power Consumption | 2.43 W (High Power Mode, all channels active); 398 mA total (Low Power Mode, all channels active) |
| Enable Pin Logic | Three-state: <0.4 V (shutdown), 0.6–1.9 V (low power), ≥2.2 V (high power) - no external biasing required |
Pinout & Package
The LMH6522SQ/NOPB is housed in a thermally enhanced 54-pin WQFN package (10 mm × 5.5 mm × 0.8 mm, 0.5 mm pitch) with exposed thermal pad internally bonded to ground.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| INA+/INA−, INB+/INB−, INC+/INC−, IND+/IND− | Differential Analog Inputs (Ch A–D) | 100 Ω nominal differential input impedance; self-biased to 2.5 V; AC-coupled per design |
| OUTA+/OUTA−, OUTB+/OUTB−, OUTC+/OUTC−, OUTD+/OUTD− | Differential Analog Outputs (Ch A–D) | 20 Ω differential output impedance; supports up to 10 VPPD swing; requires external bias inductors |
| ENBA, ENBB, ENBC, ENBD | Per-Channel Enable Inputs | Three-state control: shutdown / low-power / high-power; self-biasing mid-level eliminates need for external resistors |
| A0–A4, B0–B4, C0–C4, D0–D4 | Parallel Attenuation Control (Ch A–D) | 5-bit binary code selects 0–31 dB attenuation; compatible with TTL/CMOS logic families |
| MODE, SDO, SDI, CSb, CLK | SPI Serial Interface | MODE = 1 selects SPI mode; SDO open-drain requires external pull-up; fCLK up to 50 MHz |
| +5VA, +5VB, +5VC, +5VD, GND (15 pins) | Power & Ground Distribution | Dedicated supply pins per channel reduce crosstalk; multiple GND pins minimize ground bounce and improve PSRR |
Key Features
| Feature | Design Value |
|---|---|
| Quad independent DVGA channels | Enables cascaded gain ranging up to 62 dB while maintaining channel isolation >65 dBc at 200 MHz |
| 1 dB gain step resolution with ±0.1 dB accuracy | Supports precise automatic gain control (AGC) in dynamic signal environments such as LTE/WCDMA base stations |
| Dual digital control interface | Parallel (5-bit bus) for low-latency gain updates; SPI for reduced pin count and daisy-chaining in multi-device systems |
| Three-state per-channel enable | Allows real-time power optimization: full shutdown (74 mA), low-power mode (398 mA total), or high-performance mode (485 mA) |
| Thermally optimized WQFN package | θJA = 23°C/W enables sustained operation at full load in industrial ambient (−40°C to +85°C) without forced air cooling |
Applications
| Cellular Base Station Receiver | Wideband IF Sampling Receiver |
|---|---|
Use Scenario: Front-end IF amplification in multi-carrier GSM/LTE macro base stations with dynamic signal levels spanning >80 dB. IC Role / Device Role / Timing Role: Digitally controlled gain block preceding anti-alias filter and high-speed ADC; provides AGC loop stability and distortion-limited SNR. Use Value: 49 dBm OIP3 and 8.5 dB NF preserve receiver sensitivity and adjacent channel selectivity under strong interferer conditions. |
Use Scenario: Direct conversion receiver architecture processing 20–300 MHz IF signals with variable bandwidth requirements. IC Role / Device Role / Timing Role: Differential DVGA driving 14-bit+ ADCs; configurable gain compensates for mixer output variation and filter insertion loss. Use Value: 1.4 GHz −3 dB bandwidth and 20 Ω output impedance simplify termination into 100 Ω differential filters and ADC inputs. |
| ADC Driver for Communications Test Equipment | Direct Conversion Transceiver IF Path |
Use Scenario: Signal generation and analysis platforms requiring calibrated, repeatable gain over wide frequency and amplitude ranges. IC Role / Device Role / Timing Role: Precision gain stage in automated test equipment (ATE) signal path; synchronized via SPI for system-level calibration routines. Use Value: ±0.15 dB channel-to-channel gain matching and <20 ns gain switching time enable fast, accurate multi-tone testing. |
Use Scenario: Full-duplex transceivers where transmit leakage and image rejection demand ultra-low IMD in receive path. IC Role / Device Role / Timing Role: High-linearity IF amplifier in zero-IF architectures; suppresses second- and third-order harmonics before digitization. Use Value: HD2 ≤ −78 dBc and HD3 ≤ −75 dBc at 200 MHz ensure clean spectral purity for EVM-critical modulation schemes (e.g., 256-QAM). |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digitally controlled variable gain amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADL5330ACPZ-R7 | Single-channel DVGA; 0–30 dB range; 2.7–5.5 V supply; OIP3 = 42 dBm @ 200 MHz | Lacks quad integration and per-channel enable; lower linearity limits use in high-dynamic-range base station receivers | Select when board space or cost constraints preclude quad-channel solution and system gain range ≤30 dB suffices |
| MAX19723ETX+ | Quad DVGA with integrated 12-bit DACs; 0–31.5 dB range; OIP3 = 45 dBm @ 200 MHz; 3.3 V only | Requires external reference and higher digital complexity; lower OIP3 and narrower bandwidth (1.1 GHz) | Prefer when DAC-integrated control simplifies FPGA interface but accept trade-off in RF performance and thermal headroom |
Compared with ADL5330ACPZ-R7 and MAX19723ETX+, the LMH6522SQ/NOPB offers superior OIP3 (+4–7 dBm), wider bandwidth (+300 MHz), and true per-channel power state control-critical for thermal management and dynamic range optimization in dense RF modules.
Availability
LMH6522SQ/NOPB is available at Aetrix Electronics and suitable for cellular infrastructure, wideband test equipment, and direct-conversion transceiver designs requiring stable component supply, long-term production continuity, and guaranteed industrial temperature operation.
Supply support for LMH6522SQ/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and high-performance signal chain solutions for industrial, communications, and automotive markets.
The LMH6522SQ/NOPB belongs to TI's high-speed amplifier product line, engineered specifically for wideband IF sampling and automatic gain control in wireless infrastructure and instrumentation applications demanding precision, linearity, and thermal robustness.
FAQ
What is the maximum differential output voltage swing supported by the LMH6522SQ/NOPB?
The LMH6522SQ/NOPB supports up to 10 VPPD (differential) output voltage swing at frequencies below 10 MHz. At 200 MHz, the specified maximum is 4 VPPD under typical test conditions (RL = 200 Ω, VOUT = 4 dBm per tone). This swing is enabled by its low-impedance differential output stage and single 5 V supply operation. The LMH6522SQ/NOPB achieves this while maintaining OIP3 ≥49 dBm and HD3 ≤ −75 dBc.
Does the LMH6522SQ/NOPB require external biasing for its enable pins?
No, the LMH6522SQ/NOPB enable pins (ENBA–ENBD) feature internal self-bias circuitry. When left floating or driven high-impedance, they settle to ~1.37 V - the Low Power Mode threshold. Only two logic levels are needed externally: <0.4 V for shutdown and ≥2.2 V for High Power Mode. This eliminates external bias resistors and simplifies digital interface design for the LMH6522SQ/NOPB.
Can the LMH6522SQ/NOPB be used with a 3.3 V digital interface?
Yes, the LMH6522SQ/NOPB digital inputs (including MODE, A0–A4, B0–B4, etc.) are compatible with 3.3 V CMOS logic. VIH is specified as 2.0–5.0 V and VIL as 0–0.4 V, ensuring reliable recognition of 3.3 V logic highs. Its digital interface also supports TTL, 2.5 V CMOS, and 5 V CMOS - making it interoperable with diverse FPGA, ASIC, and microcontroller platforms controlling the LMH6522SQ/NOPB.
How does gain step accuracy vary across the attenuation range of the LMH6522SQ/NOPB?
Gain step accuracy for the LMH6522SQ/NOPB is ±0.1 dB for adjacent steps between 0 dB and 23 dB attenuation, and ±0.5 dB across the full 31 dB range. Channel-to-channel gain matching is ±0.15 dB at maximum gain. These specifications ensure predictable, repeatable gain control essential for closed-loop AGC systems - a core functional requirement explicitly validated for the LMH6522SQ/NOPB in its datasheet.
What thermal considerations apply to the LMH6522SQ/NOPB in continuous high-power operation?
The LMH6522SQ/NOPB has θJA = 23°C/W on a JEDEC 4-layer board and θJC = 4.7°C/W to its exposed thermal pad. At full High Power Mode (485 mA, 2.43 W), junction temperature rise is ~56°C above ambient. With TA = +85°C, TJ reaches ~141°C - within the 150°C absolute max. Robust thermal design requires low-thermal-resistance PCB layout, soldering the exposed pad, and minimizing local ambient hot spots to sustain reliability of the LMH6522SQ/NOPB.
LMH6522SQ/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 54-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Variable Gain Amplifier
- Applications:
- Signal Processing
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 54-WQFN (10x5.5)
LMH6522SQ/NOPB FAQ
1.How can I place an order for LMH6522SQ/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for LMH6522SQ/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LMH6522SQ/NOPB reliable?
The price and inventory of LMH6522SQ/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LMH6522SQ/NOPB is usually 5 days.
3.What payment methods are accepted for LMH6522SQ/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LMH6522SQ/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LMH6522SQ/NOPB?
LMH6522SQ/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LMH6522SQ/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LMH6522SQ/NOPB?
For technical support, including LMH6522SQ/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LMH6522SQ/NOPB requirements.
6.How does Aetrix verify that LMH6522SQ/NOPB is sourced from the original manufacturer or authorized distributors?
All LMH6522SQ/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LMH6522SQ/NOPB meets industry standards.
7.What is the process for return or replacement of LMH6522SQ/NOPB?
All LMH6522SQ/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LMH6522SQ/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LMH6522SQ/NOPB part is unused and in its original packaging.
Return procedure for LMH6522SQ/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LMH6522SQ/NOPB Tags

-
TSM103WIDT
STMicroelectronics

-
LM392M/NOPB
Texas Instruments

-
MCP6S93T-E/UN
Microchip Technology

-
INA137UA/2K5
Texas Instruments

-
INA134UA/2K5
Texas Instruments

-
TS34118CS28 RDG
Taiwan Semiconductor Corporation

-
SI8920BC-IPR
Skyworks Solutions Inc.

-
ADUM3190ARQZ-RL7
Analog Devices Inc.

-
ADUM3190ARQZ
Analog Devices Inc.

-
AMC1311BDWVR
Texas Instruments

-
AMC1350DWVR
Texas Instruments

-
ADUM3190SRQZ-RL7
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

