Texas Instruments LMH6704MA
- Part No.:
- LMH6704MA
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
LMH6704MA.pdf
- Description:
- IC BUFFER 1 CIRCUIT 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,505
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LMH6704MA from Texas Instruments is a 650 MHz current-feedback selectable-gain buffer IC optimized for high-fidelity video and wideband analog signal paths. It delivers +1, +2, or −1 V/V gain via pin-strapping, provides ±90 mA output drive, 3000 V/µs slew rate, and 0.02%/0.02° differential gain/phase at 4.43 MHz - enabling direct RGB, HDTV, and ADC driver use in production video systems.
For engineers reviewing the LMH6704MA datasheet, LMH6704MA pinout, LMH6704MA application, or LMH6704MA equivalent, this page delivers verified package mapping (SOIC-8), confirmed gain-select logic, measured distortion performance at 10 MHz, disable timing specs (10 ns enable/disable), and real-world video system integration guidance - all traceable to TI's SNOSAD0C Rev C datasheet.
Technical Context
The LMH6704MA implements a current-feedback amplifier architecture with integrated 465 Ω RF/RG resistors, enabling stable gain configuration without external feedback networks. Its disable function uses TTL-compatible voltage thresholds (VIH ≥ 2.0 V, VIL ≤ 0.8 V) and places output in high-Z state with 0.2 µA leakage.
It operates from ±4 V to ±6 V supplies across −40°C to +85°C, features DC-coupled inputs with ±2 V common-mode range, and maintains full-power gain flatness to 200 MHz at AV = +2 - critical for multi-load video distribution where phase linearity and low group delay variation are mandatory.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Small-Signal Bandwidth | 650 MHz at AV = +1 (0.5 VPP), enabling baseband video and fast transient response in ADC/DAC interfaces |
| Slew Rate | 3000 V/µs - supports clean 4 VPP step response with 0.9 ns rise time, essential for HD video pulse fidelity |
| Output Current | ±90 mA linear drive - sufficient to back-terminate dual 75 Ω video loads simultaneously without clipping |
| Differential Gain/Phase | 0.02%/0.02° at 4.43 MHz into 150 Ω - meets broadcast-grade NTSC/PAL specification limits |
| Harmonic Distortion | −62 dBc (2nd), −78 dBc (3rd) at 10 MHz - ensures minimal color crosstalk and luminance artifacts in RGB systems |
| Supply Current | 11.5 mA enabled, 0.925 mA disabled - enables low-power multiplexing in channel-switched architectures |
| Disable Timing | 10 ns enable/disable - supports sub-100 ns analog switching in high-speed multiplexer designs |
Pinout & Package
LMH6704MA is housed in an 8-pin SOIC package (Package Code D0008A), 3.9 mm × 4.9 mm body, 1.75 mm max height, with standard gull-wing leads and RoHS-compliant matte tin (SN) finish. Thermal resistance is θJA = 160°C/W on JEDEC-standard PCB layout.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Disable (DIS) | TTL-compatible control input; <0.8 V disables output to high-Z, >2.0 V or floating enables operation |
| 2 | Inverting Input (−IN) | Current-feedback amplifier inverting node; used with Pin 3 to set gain (e.g., ground for AV = +2) |
| 3 | Non-Inverting Input (+IN) | Current-feedback amplifier non-inverting node; connected to signal or ground per Table 1 gain selection |
| 4 | NC | No internal connection; must be left unconnected per datasheet - not a second output or auxiliary terminal |
| 5 | Negative Supply (VS−) | −4 V to −6 V supply rail; requires local 0.01 µF + 6.8 µF bypassing per TI layout guidelines |
| 6 | Output (OUT) | Low-impedance buffered output; closed-loop output resistance = 0.05 Ω, supports capacitive load stabilization via RISO |
| 7 | Positive Supply (VS+) | +4 V to +6 V supply rail; symmetric bypassing required to maintain PSRR >48 dB over DC–100 MHz |
| 8 | NC | No internal connection; electrically isolated - no routing or grounding recommended |
Key Features
| Feature | Design Value |
|---|---|
| On-chip gain-setting resistors | Matched 465 Ω RF/RG network eliminates external components and layout-sensitive parasitics for AV = ±1, +2 |
| DC-coupled, split-supply capable | No internal ground reference - supports single-ended or differential signaling with ±4 V to ±6 V rails |
| Video-optimized distortion performance | 0.02% DG / 0.02° DP at 4.43 MHz meets SMPTE RP-168 and ITU-R BT.601 broadcast compliance thresholds |
| Capacitive load mitigation support | Validated RISO design guide (22–56 Ω) for 5–120 pF loads prevents peaking and ensures stable 0.5 dB flatness |
| ESD-hardened I/O | 2000 V HBM / 200 V MM rating - protects against handling damage without requiring external clamping diodes |
Applications
| HDTV Signal Distribution | High-Speed ADC Driver |
|---|---|
|
Use Scenario: Driving multiple 75 Ω coaxial outputs from a single HD-SDI or HDMI source path with minimal inter-channel skew. IC Role / Device Role / Timing Role: Selectable-gain buffer providing +2 V/V gain to compensate for 6 dB cable loss while maintaining sub-0.05° group delay variation across 1080p bandwidth. Use Value: Eliminates need for discrete resistor networks and op-amp compensation, reducing BOM count by 4 parts per channel and improving DG/DP repeatability across production units. |
Use Scenario: Conditioning analog sensor output prior to sampling by a 12-bit, 100 MSPS pipeline ADC in test equipment. IC Role / Device Role / Timing Role: Low-noise (2.3 nV/√Hz), high-slew-rate buffer isolating source impedance from ADC input capacitance to prevent sampling aperture error. Use Value: Enables full-scale 2 VPP sine wave digitization at 50 MHz with <−75 dBc SFDR - meeting ENOB >11.2 bits at Nyquist. |
| RGB Video Multiplexer | Video Switching Matrix |
|
Use Scenario: Constructing a 4×1 analog RGB switch for medical imaging displays requiring zero visible crosstalk between channels. IC Role / Device Role / Timing Role: Discrete channel buffer with TTL-disable enabling nanosecond-level channel isolation; output high-Z during switching transients. Use Value: Achieves <−65 dB inter-channel isolation at 100 MHz using only disable timing control - no external relays or MOSFET arrays required. |
Use Scenario: Building a 16×16 broadcast routing switcher where each crosspoint must preserve chroma/luma timing alignment within 0.1 ns. IC Role / Device Role / Timing Role: Gain-stable buffer placed at every matrix output to absorb trace-length mismatch-induced phase skew and drive long back-terminated lines. Use Value: Maintains <0.03° DP variation across all 256 paths at 1080i resolution, satisfying SMPTE ST 292-1 jitter tolerance requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar selectable-gain buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LMH6703MA | Single-channel, 1.3 GHz SSBW but no disable pin; higher supply current (14.5 mA); same SOIC-8 package | Lacks TTL disable - unsuitable for multiplexing; better for fixed-gain, ultra-wideband front-end amplification | Select LMH6703MA only when disable functionality is unnecessary and >1 GHz small-signal bandwidth is required |
| THS3201D | 1.8 GHz SSBW, ±175 mA output, but requires external gain resistors; no integrated RF/RG; SOIC-8 package | Higher power (22 mA), no built-in gain selection - demands precision external resistors and layout optimization | Choose THS3201D when maximum bandwidth and output current outweigh board space and calibration complexity |
Compared with LMH6704MA, LMH6703MA trades disable capability for +650 MHz bandwidth headroom, while THS3201D sacrifices integration and ease-of-use for raw speed and drive strength - making LMH6704MA the optimal balance for production video routing and ADC interface where gain flexibility and low-risk layout are prioritized.
Availability
LMH6704MA is available at Aetrix Electronics and suitable for HDTV signal distribution, high-speed ADC driver, RGB video multiplexer, and video switching matrix applications requiring stable component supply, consistent gain accuracy, and guaranteed long-term manufacturability.
Supply support for LMH6704MA includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and high-performance signal chain solutions, with decades of expertise in video, data conversion, and high-speed amplifier design.
The LMH6704MA belongs to TI's LMH™ high-speed amplifier family, engineered specifically for broadcast video, test instrumentation, and communications infrastructure where signal integrity, low distortion, and rapid enable/disable transitions are mission-critical.
FAQ
What gain configurations does the LMH6704MA support, and how are they selected?
The LMH6704MA supports three fixed gain settings: +1 V/V, +2 V/V, and −1 V/V. Selection is accomplished by strapping Pins 2 (−IN) and 3 (+IN) as specified in Table 1 of the datasheet - for example, grounding Pin 2 and leaving Pin 3 open configures AV = +1. All configurations use the internal 465 Ω RF/RG network, ensuring ±1% gain accuracy over temperature without external resistors. The LMH6704MA does not support variable or programmable gain.
Does the LMH6704MA require external compensation for unity-gain stability?
Yes - the LMH6704MA's integrated 465 Ω feedback resistor is optimized for AV = +2. For AV = +1, the standard configuration (Figure 18) exhibits peaking; TI recommends the alternate circuit in Figure 20, which adds a 6.8 pF capacitor (C2) between output and inverting input to suppress peaking while accepting a 10% increase in output-referred noise. This compensation is mandatory for flat frequency response below 100 MHz in unity-gain applications.
What is the maximum capacitive load the LMH6704MA can drive without oscillation?
The LMH6704MA can safely drive up to 120 pF with appropriate series output isolation resistance (RISO). TI's "Suggested RISO vs. Cap Load" chart specifies 22 Ω for 5 pF, 39 Ω for 15 pF, and 56 Ω for 47 pF - values selected to limit peaking to ≤0.5 dB. Driving >120 pF risks instability unless additional compensation (e.g., dominant-pole filtering) is added externally. The LMH6704MA's ROUT = 0.05 Ω makes it highly sensitive to trace inductance, so RISO must be placed adjacent to the output pin.
Can the LMH6704MA be operated from a single supply?
Yes - the LMH6704MA has no internal ground reference and supports single-supply operation. When using +5 V to +12 V, the input common-mode range extends from VS− to VS+, and output swing reaches within 300 mV of each rail (e.g., ±3.2 V into 100 Ω with ±5 V supplies). For single-ended use, bias the +IN node at mid-supply using a resistor divider, and AC-couple the signal if DC offset is unacceptable. The LMH6704MA's disable pin remains TTL-compatible regardless of supply configuration.
How does the LMH6704MA's disable function affect power consumption and output state?
When disabled (DIS < 0.8 V), the LMH6704MA reduces supply current to 0.925 mA (vs. 11.5 mA enabled), places output in high-impedance state (<0.2 µA leakage), and isolates both inputs. The positive supply current (ICC) drops to ~350 µA while negative supply current (IEE) falls to ~250 µA - imbalance arises from internal pull-up on the DIS pin. Output glitch is limited to 50 mVPP during transition, and enable/disable timing is 10 ns, enabling use in nanosecond-scale analog switching circuits.
LMH6704MA Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- LMH®
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Amplifier Type:
- Buffer
- Number of Circuits:
- 1
- Output Type:
- -
- Slew Rate:
- 3000V/µs
- Gain Bandwidth Product:
- -
- -3db Bandwidth:
- 650 MHz
- Current - Input Bias:
- 5 µA
- Voltage - Input Offset:
- 2 mV
- Current - Supply:
- 11.5mA
- Current - Output / Channel:
- 90 mA
- Voltage - Supply Span (Min):
- 8 V
- Voltage - Supply Span (Max):
- 12 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
LMH6704MA FAQ
1.How can I place an order for LMH6704MA through Aetrix?
Please submit a Request for Quotation (RFQ) for LMH6704MA on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LMH6704MA reliable?
The price and inventory of LMH6704MA are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LMH6704MA is usually 5 days.
3.What payment methods are accepted for LMH6704MA?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LMH6704MA transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LMH6704MA?
LMH6704MA orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LMH6704MA order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LMH6704MA?
For technical support, including LMH6704MA datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LMH6704MA requirements.
6.How does Aetrix verify that LMH6704MA is sourced from the original manufacturer or authorized distributors?
All LMH6704MA products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LMH6704MA meets industry standards.
7.What is the process for return or replacement of LMH6704MA?
All LMH6704MA units undergo pre-shipment inspection (PSI). If there is an issue with LMH6704MA, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LMH6704MA part is unused and in its original packaging.
Return procedure for LMH6704MA:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LMH6704MA Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

