Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Clock/Timing > Clock Buffers, Drivers

Texas Instruments LMK01801BISQ/NOPB

Name: LMK01801BISQ/NOPB
Brand: Texas Instruments
SKU: LMK01801BISQ/NOPB
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: LMK01801BISQ/NOPB

Manufacturer:: Texas Instruments

Category:: Clock Buffers, Drivers

Package:: 48-WFQFN Exposed Pad

Datasheet:: LMK01801BISQ/NOPB.pdf

Description:: IC CLK BUF 1:8/1:6 3.1GHZ 48WQFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,979

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

LMK01801BISQ/NOPB from Texas Instruments is a dual-bank, ultra-low-jitter clock divider buffer IC with 14 programmable differential outputs (8 in Bank A, 6 in Bank B), 1 kHz–3.1 GHz input/output frequency range, 50 fs RMS additive jitter (12 kHz–20 MHz), and support for LVDS/LVPECL/LVCMOS output types in high-performance wireless infrastructure timing systems.

For engineers reviewing the LMK01801BISQ/NOPB datasheet, LMK01801BISQ/NOPB pinout, LMK01801BISQ/NOPB application, or LMK01801BISQ/NOPB equivalent, key selection criteria include bank-independent synchronization, analog/digital delay per output group, fixed digital delay architecture, 3.15–3.45 V supply operation, and industrial temperature range (–40°C to 85°C).

Technical Context

The LMK01801BISQ/NOPB implements two independent clock distribution paths: CLKin0 drives Bank A (CLKout0–7) with dividers 1–8 (even/odd); CLKin1 drives Bank B (CLKout8–13) with dividers 1–8 (CLKout8–11) and 1–1045 (CLKout12–13). Each bank supports separate SYNC inputs (SYNC0/SYNC1) and configurable output types via pin control or MICROWIRE interface.

It integrates fixed digital delay blocks across all 14 outputs and adds analog + digital delay capability specifically for CLKout12/13. Output banks are powered by dedicated supplies (Vcc1–Vcc8), and bias voltage is externally bypassed via Bias/Vcc4_Bias pins to optimize jitter performance.

Key Specifications

Parameter	Value and Actual Design Meaning
Input Frequency Range	1 kHz to 3.1 GHz - supports RF sinewave, LVCMOS, LVDS, and LVPECL inputs across both CLKin0 and CLKin1.
Output Count & Banks	14 differential outputs: Bank A (8 outputs, CLKout0–7), Bank B (6 outputs, CLKout8–13) - enables isolated timing domains.
Additive Jitter (RMS)	50 fs (12 kHz–20 MHz) - ensures minimal phase noise degradation in high-speed serial links and ADC/DAC sampling clocks.
Supply Voltage	3.15 V to 3.45 V - tight regulation required; eight dedicated power rails (Vcc1–Vcc8) isolate noise between functional blocks.
Operating Temperature	–40°C to +85°C - qualified for industrial and telecom infrastructure environments without derating.
Divider Ranges	Bank A: 1–8 (all outputs); Bank B: 1–8 (CLKout8–11), 1–1045 (CLKout12–13) - enables fine-grained frequency synthesis and large-ratio division.
Output Types	LVDS, LVPECL (1.6V/2V/LCPECL), or LVCMOS - selectable per output group via CLKoutTYPE pins or register programming.

Pinout & Package

VQFN-48 package (7.00 mm × 7.00 mm) with exposed die attach pad (DAP) requiring GND connection for thermal and electrical integrity.

Pin/Terminal	Circuit Role	Design Meaning
CLKin0 / CLKin0*	Differential clock input A	Drives Bank A (CLKout0–7); accepts LVDS, LVPECL, or single-ended LVCMOS/RF sinewave.
CLKin1 / CLKin1*	Differential clock input B	Drives Bank B (CLKout8–13); independent of CLKin0, enabling dual-source clocking.
CLKout0–CLKout13 (paired)	Programmable differential outputs	14 total outputs grouped into four divider channels (CG1–CG4); each pair supports LVDS/LVPECL/LVCMOS.
SYNC0 / SYNC1	Synchronization control inputs	Asynchronous reset triggers for Bank A and Bank B respectively; enables deterministic phase alignment across outputs.
EN_PIN_CTRL	Mode selection input	Selects between pin-control mode (low/high/mid logic levels) and MICROWIRE (SPI) programming interface.
CLKuWire / DATAuWire / LEuWire	MICROWIRE serial interface	3-wire SPI-compatible bus for register configuration; supports full device control without external MCU GPIO overhead.
Vcc1–Vcc8	Dedicated power supplies	Eight isolated supply pins prevent crosstalk: Vcc1 (CLKout0–3), Vcc2 (CLKin0), Vcc3 (CLKout4–7), etc.
Bias / Vcc4_Bias	Analog bias reference	External bypass point for internal bias circuitry; critical for achieving specified 50-fs jitter performance.

Key Features

Feature	Design Value
Bank-independent synchronization	SYNC0 and SYNC1 allow asynchronous, per-bank phase alignment-essential for multi-FPGA or multi-ASIC systems with independent clock domains.
Fixed digital delay per output group	Each of the four clock groups (CG1–CG4) includes fixed digital delay blocks-enables precise skew tuning without analog calibration complexity.
1–1045 programmable divider on CLKout12/13	Supports ultra-low-frequency generation (e.g., 1 Hz from 1.045 GHz input) while maintaining 50% duty cycle-ideal for control/status signaling in test equipment.
50% duty cycle guarantee	All dividers preserve exact 50% output duty cycle regardless of divide ratio-critical for high-speed SerDes CDR lock stability and balanced clock tree loading.
Dual-mode output type selection	Hardware pin control (CLKoutTYPE_0/1/2) or register-based configuration enables field-reprogrammable I/O standards-reduces BOM variants and layout risk.

Applications

Wireless Baseband Processing	Datacom Line Card Timing
Use Scenario: Synchronizing multiple FPGA-based digital front-end (DFE) and radio frequency integrated circuits (RFICs) in massive MIMO 5G base stations. IC Role / Device Role / Timing Role: Dual-bank clock buffer provides phase-aligned, low-jitter clocks to separate transmit/receive signal chains with independent synchronization. Use Value: Enables deterministic inter-FPGA timing across 14 outputs while meeting 3GPP 5G NR phase noise mask requirements (< −145 dBc/Hz @ 100 kHz offset).	Use Scenario: Distributing and dividing reference clocks across SERDES lanes, packet processors, and PHY interfaces on high-density 400G line cards. IC Role / Device Role / Timing Role: Clock distribution hub delivering synchronized LVDS/LVPECL clocks to 10+ ICs with sub-3 ps intra-bank skew. Use Value: Eliminates need for discrete fanout buffers and external delay lines-reducing board area and jitter accumulation in multi-chip timing paths.
Medical Ultrasound Beamforming	Test & Measurement Signal Generation
Use Scenario: Driving time-aligned sampling clocks to hundreds of ADC channels in phased-array ultrasound systems. IC Role / Device Role / Timing Role: Low-jitter clock divider generating precisely delayed, matched-phase clocks for echo-time alignment across transducer elements. Use Value: Achieves < 50 fs additive jitter at 800 MHz-directly improving signal-to-noise ratio (SNR) and spatial resolution in beamformed images.	Use Scenario: Providing programmable, low-phase-noise clock sources for arbitrary waveform generators and spectrum analyzers. IC Role / Device Role / Timing Role: Reference clock conditioner generating multiple synchronized frequencies (e.g., 100 MHz, 125 MHz, 156.25 MHz) from a single OCXO input. Use Value: Supports 1–1045 division on CLKout12/13 to generate sub-Hz precision trigger signals-enabling long-interval measurements with nanosecond edge accuracy.

Wireless Baseband Processing

Datacom Line Card Timing

Use Scenario: Synchronizing multiple FPGA-based digital front-end (DFE) and radio frequency integrated circuits (RFICs) in massive MIMO 5G base stations.

IC Role / Device Role / Timing Role: Dual-bank clock buffer provides phase-aligned, low-jitter clocks to separate transmit/receive signal chains with independent synchronization.

Use Value: Enables deterministic inter-FPGA timing across 14 outputs while meeting 3GPP 5G NR phase noise mask requirements (< −145 dBc/Hz @ 100 kHz offset).

Use Scenario: Distributing and dividing reference clocks across SERDES lanes, packet processors, and PHY interfaces on high-density 400G line cards.

IC Role / Device Role / Timing Role: Clock distribution hub delivering synchronized LVDS/LVPECL clocks to 10+ ICs with sub-3 ps intra-bank skew.

Use Value: Eliminates need for discrete fanout buffers and external delay lines-reducing board area and jitter accumulation in multi-chip timing paths.

Medical Ultrasound Beamforming

Test & Measurement Signal Generation

Use Scenario: Driving time-aligned sampling clocks to hundreds of ADC channels in phased-array ultrasound systems.

IC Role / Device Role / Timing Role: Low-jitter clock divider generating precisely delayed, matched-phase clocks for echo-time alignment across transducer elements.

Use Value: Achieves < 50 fs additive jitter at 800 MHz-directly improving signal-to-noise ratio (SNR) and spatial resolution in beamformed images.

Use Scenario: Providing programmable, low-phase-noise clock sources for arbitrary waveform generators and spectrum analyzers.

IC Role / Device Role / Timing Role: Reference clock conditioner generating multiple synchronized frequencies (e.g., 100 MHz, 125 MHz, 156.25 MHz) from a single OCXO input.

Use Value: Supports 1–1045 division on CLKout12/13 to generate sub-Hz precision trigger signals-enabling long-interval measurements with nanosecond edge accuracy.

Equivalent & Alternatives

The following parts are listed as comparable options for similar clock distribution and division applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
LMK04832RTAR	Integrated dual PLL + jitter cleaner + 14-output buffer; higher power (550 mA), larger 64-pin WQFN; supports JESD204B SYSREF.	Required when input clock requires cleaning before distribution; not drop-in-needs PLL loop design and additional decoupling.	Choose LMK01801BISQ/NOPB for pure distribution/division without PLL complexity; select LMK04832RTAR only if input jitter exceeds 500 fs RMS.
Si5332-D06994-GM	Multi-output clock generator with fractional-N synthesis; 12 outputs, 0.25 ps integrated jitter; uses I²C, no pin-control mode.	Preferred for systems needing >100 ppm frequency flexibility or spread-spectrum clocking; incompatible pinout and register map.	LMK01801BISQ/NOPB offers deterministic latency and hardware-sync simplicity; Si5332 suits frequency-agile designs where synthesis granularity matters more than sync determinism.

Compared with LMK04832RTAR and Si5332-D06994-GM, the LMK01801BISQ/NOPB delivers lowest additive jitter (50 fs) and simplest bank-level synchronization-making it optimal for deterministic, low-latency clock trees where input clocks are already clean and stable.

Availability

LMK01801BISQ/NOPB is available at Aetrix Electronics and suitable for wireless infrastructure, datacom line card timing, and medical imaging systems requiring stable component supply, long-term lifecycle support, and traceable sourcing.

Supply support for LMK01801BISQ/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and clock solutions, with decades of expertise in high-performance timing devices for mission-critical systems.

The LMK01801BISQ/NOPB belongs to TI's LMK clock buffer and divider family, designed specifically for ultra-low-jitter clock distribution in wireless, datacom, and test equipment where deterministic phase alignment and minimal additive noise are mandatory.

FAQ

What is the maximum supported input frequency for LMK01801BISQ/NOPB?

The LMK01801BISQ/NOPB supports input frequencies from 1 kHz up to 3.1 GHz on both CLKin0 and CLKin1 inputs. This range accommodates direct RF sampling clocks, high-speed SerDes references, and legacy system clocks-verified across LVDS, LVPECL, and single-ended LVCMOS input configurations per the datasheet's fCLKinX specification.

Does LMK01801BISQ/NOPB support LVCMOS outputs, and how many can be configured?

Yes, the LMK01801BISQ/NOPB supports LVCMOS outputs on up to 12 pins: CLKout4–7 (4 outputs), CLKout8–11 (4 outputs), and CLKout12–13 (2 outputs), each configurable via CLKoutTYPE pins or MICROWIRE registers. All LVCMOS outputs operate up to 250 MHz with 28-mA drive strength and guaranteed 45–55% duty cycle.

How does synchronization work between Bank A and Bank B in LMK01801BISQ/NOPB?

The LMK01801BISQ/NOPB provides independent synchronization: SYNC0 resets Bank A (CLKout0–7) and SYNC1 resets Bank B (CLKout8–13). Both are asynchronous inputs that force deterministic phase alignment across all outputs within their respective banks-enabling precise timing coordination in multi-domain systems without shared clock resources.

What is the purpose of the Bias and Vcc4_Bias pins on LMK01801BISQ/NOPB?

The Bias pin connects to an external 0.1-µF capacitor to ground, stabilizing the internal analog bias network. Vcc4_Bias supplies this bias circuit independently. Proper bypassing of these pins is mandatory to achieve the specified 50-fs RMS additive jitter-omitting this degrades phase noise performance significantly, especially above 500 MHz.

Can LMK01801BISQ/NOPB generate a 1 Hz output from a 1.045 GHz input?

Yes-CLKout12 and CLKout13 support division ratios up to 1045, allowing exact 1 Hz output from a 1.045 GHz input (1.045 GHz ÷ 1045 = 1 Hz). The LMK01801BISQ/NOPB maintains 50% duty cycle and low jitter even at such extreme ratios, making it suitable for precision timing and control applications in test equipment.

LMK01801BISQ/NOPB Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: -

Package/Case:: 48-WFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Type:: Fanout Buffer (Distribution), Divider, Multiplexer

Number of Circuits:: 2

Ratio - Input:Output:: 1:8, 1:6

Differential - Input:Output:: Yes/Yes

Input:: LVCMOS, LVDS, LVPECL, RF Sinewave

Output:: LVCMOS, LVDS, LVPECL

Frequency - Max:: 3.1 GHz

Voltage - Supply:: 3.15V ~ 3.45V

Operating Temperature:: -40°C ~ 85°C

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 48-WQFN (7x7)

LMK01801BISQ/NOPB FAQ

1.How can I place an order for LMK01801BISQ/NOPB through Aetrix?

Please submit a Request for Quotation (RFQ) for LMK01801BISQ/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for LMK01801BISQ/NOPB reliable?

The price and inventory of LMK01801BISQ/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LMK01801BISQ/NOPB is usually 5 days.

3.What payment methods are accepted for LMK01801BISQ/NOPB?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LMK01801BISQ/NOPB transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for LMK01801BISQ/NOPB?

LMK01801BISQ/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your LMK01801BISQ/NOPB order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for LMK01801BISQ/NOPB?

For technical support, including LMK01801BISQ/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LMK01801BISQ/NOPB requirements.

6.How does Aetrix verify that LMK01801BISQ/NOPB is sourced from the original manufacturer or authorized distributors?

All LMK01801BISQ/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LMK01801BISQ/NOPB meets industry standards.

7.What is the process for return or replacement of LMK01801BISQ/NOPB?

All LMK01801BISQ/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LMK01801BISQ/NOPB, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The LMK01801BISQ/NOPB part is unused and in its original packaging.

Return procedure for LMK01801BISQ/NOPB:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…