My Inquiry
My Account
Texas Instruments LMK61E2-125M00SIAT
- Part No.:
- LMK61E2-125M00SIAT
- Manufacturer:
- Texas Instruments
- Category:
- Oscillators
- Package:
- 6-SMD Module
- Datasheet:
-
LMK61E2-125M00SIAT.pdf
- Description:
- SILIC OSC XO 125.0000MHZ LVPECL
- Quantity:
- Payment:
- Shipping:
Inventory:416
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LMK61E2-125M00SIAT from Texas Instruments is an ultra-low jitter LVPECL-output programmable oscillator generating a precise 125 MHz reference clock. It features 90 fs RMS phase jitter (12 kHz–20 MHz), ±50 ppm total frequency tolerance, and operates from a single 3.3 V supply in industrial temperature range (–40°C to +85°C). It serves as a high-stability timing source for FPGA clocking, 10G/25G Ethernet PHYs, and baseband unit synchronization.
For engineers reviewing the LMK61E2-125M00SIAT datasheet, LMK61E2-125M00SIAT pinout, LMK61E2-125M00SIAT application, or LMK61E2-125M00SIAT equivalent, this page delivers verified specifications, validated pin functions, confirmed differential output behavior, and real-world deployment context for high-speed digital systems requiring sub-100-fs jitter performance.
Technical Context
The LMK61E2-125M00SIAT integrates a high-order PLL with internal voltage-controlled oscillator (VCO) and factory-programmed configuration to deliver fixed 125 MHz LVPECL output without external components. Its architecture includes on-die power conditioning that achieves –70 dBc PSRR across 50 kHz–1 MHz supply ripple frequencies, enabling robust operation in noisy power environments.
It supports universal differential signaling via OUTP/OUTN pins configured for LVPECL mode (700–1200 mV swing, 120–200 ps rise/fall time), with OE input enabling hardware-controlled output disable into high-impedance state. The device uses a 6-pin QFM (7 mm × 5 mm) package with GND and VDD pins thermally optimized for junction-to-board thermal resistance of 37.7°C/W.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Frequency | 125 MHz - factory-programmed, stable reference for SerDes lanes and memory interfaces |
| RMS Phase Jitter | 90 fs (12 kHz–20 MHz) - meets stringent jitter budgets for 25G NRZ and PCIe Gen4 clocking |
| Output Format | LVPECL - differential signaling compatible with TI's TSB series, Xilinx Ultrascale+, and Intel Stratix 10 |
| Total Frequency Tolerance | ±50 ppm - covers initial calibration, temperature drift (–40°C to +85°C), supply variation, aging (10 years) |
| Supply Voltage | 3.3 V ± 5% - single-rail operation simplifies power delivery vs. dual-supply oscillators |
| PSRR | –70 dBc @ 100 kHz–1 MHz - suppresses switching noise from adjacent DC/DC converters without additional filtering |
| Startup Time | 10 ms - enables deterministic system boot sequencing after VDD reaches 3.135 V |
Pinout & Package
LMK61E2-125M00SIAT is housed in a 7 mm × 5 mm, 6-pin QFM (SIA) package-pin-compatible with industry-standard 7050 XO footprints-and features exposed thermal pad for enhanced heat dissipation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| OE (Pin 1) | Digital control input | LVCMOS-level enable; internal pull-up; drives outputs to high-Z when low (tOE-DIS = 50 µs) |
| NC (Pin 2) | No-connect | Unbonded die pad; must remain floating per TI design guidelines |
| GND (Pin 3) | Power ground | Primary return path; requires ≥3 thermal vias to inner ground plane for thermal reliability |
| OUTP (Pin 4) | Differential output (+) | LVPECL logic high ≈ VDD – 1.3 V; swing 700–1200 mV; matched to 150 Ω termination |
| OUTN (Pin 5) | Differential output (–) | Complementary to OUTP; defines differential pair impedance (100 Ω typical) and common-mode level |
| VDD (Pin 6) | Analog power supply | 3.3 V ± 5%; bypassed externally with 10 µF / 1 µF / 0.1 µF capacitors per TI layout guidance |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low jitter | 90 fs RMS (12 kHz–20 MHz) - enables margin-critical 25G Ethernet and CPRI applications |
| Supply noise immunity | –70 dBc PSRR - eliminates need for dedicated low-noise LDO in multi-rail systems |
| Hardware output control | OE pin with 50 µs disable/enable timing - supports dynamic clock gating in power-managed systems |
| Thermal reliability | 37.7°C/W ΨJB - allows sustained operation at 125°C junction temp with proper PCB layout |
| Factory-programmed precision | No external programming required - reduces BOM count and eliminates field calibration steps |
Applications
| 10G/25G Ethernet Line Cards | FPGA-Based High-Speed Data Acquisition |
|---|---|
Use Scenario: Synchronizing 25G KR/KP SerDes transceivers in telecom line cards with strict jitter compliance (IEEE 802.3by). IC Role / Device Role / Timing Role: Primary reference clock generator for MAC/PHY interface, directly driving differential inputs of TI's TLK10232 or Marvell Alaska X. Use Value: 90 fs jitter ensures <1×10−12 BER under worst-case channel loss, eliminating need for external jitter cleaners. |
Use Scenario: Providing sampling clock to high-resolution ADCs (e.g., ADS54J60) in radar signal processing systems. IC Role / Device Role / Timing Role: Low-phase-noise master clock for FPGA-based digital down-conversion pipelines (Xilinx Zynq Ultrascale+ RFSoC). Use Value: –165 dBc/Hz phase noise floor at 10 MHz offset preserves SNR in wideband IF sampling architectures. |
| Baseband Unit (BBU) Synchronization | Server Memory Interface Timing |
Use Scenario: Distributing synchronized 125 MHz clocks across distributed RRH/BBU architectures in 5G NR deployments. IC Role / Device Role / Timing Role: Stratum-3-equivalent timing source feeding multiple clock buffers (e.g., CDCM6208) in centralized BBU chassis. Use Value: ±50 ppm stability over temperature and aging ensures long-term holdover accuracy during GPS outage. |
Use Scenario: Clocking DDR4/DDR5 memory subsystems in AI training servers requiring tight tCK skew control. IC Role / Device Role / Timing Role: Low-jitter reference for memory controller PLLs (e.g., AMD EPYC or Intel Xeon Scalable SoCs). Use Value: Sub-100-fs jitter minimizes setup/hold timing violations at 3200 MT/s+ data rates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar oscillator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LMK61A2-125M00SIAT | LVDS output (300–480 mV swing), same 125 MHz, ±50 ppm, identical package | Requires LVDS-compatible receivers; lower power (152 mA vs. 162 mA), reduced EMI vs. LVPECL | Select when interfacing with LVDS-input FPGAs or ASICs and board-level EMI is constrained |
| Si510-125.000M-GR | LVDS output, ±20 ppm stability, 3.3 V, 7×5 mm QFN, but higher jitter (120 fs RMS) | Higher stability suits telecom timing; lacks OE pin and PSRR optimization of LMK61E2 | Select when tighter frequency tolerance is prioritized over jitter and supply noise rejection |
Compared with LMK61A2-125M00SIAT, the LMK61E2 variant provides higher drive strength and better noise immunity for backplane routing; versus Si510, it trades ±20 ppm stability for significantly lower jitter and integrated PSRR-critical for high-speed serial links.
Availability
LMK61E2-125M00SIAT is available at Aetrix Electronics and suitable for 10G/25G Ethernet line cards, FPGA-based data acquisition systems, and 5G baseband units requiring stable component supply, long-lifecycle support, and guaranteed traceable sourcing.
Supply support for LMK61E2-125M00SIAT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and high-performance timing solutions, with decades of expertise in clock generation and signal integrity.
The LMK61XX family is designed specifically for high-speed digital systems demanding ultra-low jitter, robust supply rejection, and drop-in replacement capability for legacy crystal oscillators in networking, computing, and test equipment.
FAQ
Is LMK61E2-125M00SIAT pin-compatible with standard 7050-package oscillators?
Yes. It uses a 6-pin QFM (7 mm × 5 mm) package with identical footprint and pinout to industry-standard 7050 XO modules, enabling direct mechanical and layout replacement without PCB redesign. Pin assignments (OE, GND, OUTP, OUTN, VDD) match JEDEC MO-220 standards for surface-mount oscillators.
What is the recommended power supply decoupling network?
Texas Instruments specifies three parallel capacitors: 10 µF (bulk), 1 µF (mid-frequency), and 0.1 µF (high-frequency), all mounted on the component side using 0201 or 0402 case sizes. Connections to VDD and GND must be short and low-inductance, with GND tied to the internal ground plane via ≥3 thermal vias.
Can the output format be changed from LVPECL to LVDS or HCSL?
No. LMK61E2-125M00SIAT is factory-programmed exclusively for LVPECL output. Output format is fixed per part number: "E2" denotes LVPECL, "A2" denotes LVDS, and "I2" denotes HCSL. Reconfiguration requires selecting the appropriate variant (e.g., LMK61A2-125M00SIAT for LVDS).
Does the OE pin require external pull-up or pull-down resistors?
No. OE has an internal weak pull-up; it defaults to logic high (output enabled) when left unconnected. To disable output, drive OE to GND (VIL ≤ 0.6 V); no external resistor is needed unless system-level noise immunity requires stronger biasing.
LMK61E2-125M00SIAT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- LMK61XX
- Package/Case:
- 6-SMD Module
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Base Resonator:
- Silicon
- Type:
- XO (Standard)
- Frequency:
- 125 MHz
- Function:
- Enable/Disable
- Output:
- LVPECL
- Voltage - Supply:
- 3.3V
- Frequency Stability:
- ±50ppm
- Absolute Pull Range (APR):
- -
- Operating Temperature:
- -40°C ~ 85°C
- Spread Spectrum Bandwidth:
- -
- Current - Supply (Max):
- 208mA
- Ratings:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-QFM (7x5)
- Size / Dimension:
- 0.276" L x 0.197" W (7.00mm x 5.00mm)
- Height - Seated (Max):
- 0.045" (1.15mm)
LMK61E2-125M00SIAT FAQ
1.How can I place an order for LMK61E2-125M00SIAT through Aetrix?
Please submit a Request for Quotation (RFQ) for LMK61E2-125M00SIAT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LMK61E2-125M00SIAT reliable?
The price and inventory of LMK61E2-125M00SIAT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LMK61E2-125M00SIAT is usually 5 days.
3.What payment methods are accepted for LMK61E2-125M00SIAT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LMK61E2-125M00SIAT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LMK61E2-125M00SIAT?
LMK61E2-125M00SIAT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LMK61E2-125M00SIAT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LMK61E2-125M00SIAT?
For technical support, including LMK61E2-125M00SIAT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LMK61E2-125M00SIAT requirements.
6.How does Aetrix verify that LMK61E2-125M00SIAT is sourced from the original manufacturer or authorized distributors?
All LMK61E2-125M00SIAT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LMK61E2-125M00SIAT meets industry standards.
7.What is the process for return or replacement of LMK61E2-125M00SIAT?
All LMK61E2-125M00SIAT units undergo pre-shipment inspection (PSI). If there is an issue with LMK61E2-125M00SIAT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LMK61E2-125M00SIAT part is unused and in its original packaging.
Return procedure for LMK61E2-125M00SIAT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LMK61E2-125M00SIAT Tags
-
ECS-2333-160-BN-TR
ECS Inc.
-
ECS-2333-240-BN-TR
ECS Inc.
-
KC2016Z25.0000C1KX00
KYOCERA AVX
-0.035-Thick.jpg)
-
ECS-2033-250-BN
ECS Inc.
-
O 25,0-JO32-B-1V3-1-T1-LF
Jauch Quartz
-
SIT1533AI-H4-DCC-32.768E
SiTime
-
ECS-2333-500-BN-TR
ECS Inc.
-
COM1305-50.000-EXT-T-TR
Raltron Electronics
-
SG-210STF 24.0000ML0
EPSON
-
ECS-3225MV-320-CN-TR
ECS Inc.
-
ECS-2033-240-BN
ECS Inc.
-
ECS-2333-120-BN-TR
ECS Inc.
Tech Hub
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…
Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…
A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…
Engineering guide to Raspberry Pi alternatives, covering chip-level differences, Orange Pi, ROCK, Jetson, Banana Pi, NanoPi, Compute Module, Pico, GPIO, camera, HAT compatibility, and replacement risks…
Engineering guide to dynamic load response testing for high-current buck converters, covering load step setup, slew rate, Vcore undershoot, overshoot, recovery time, probe location, output capacitors a…
