Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Name*
Company*
Email Address*
Phone/WhatsApp
Part Number*
Quantity*
Message
Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Name*
Company*
Email Address*
Phone/WhatsApp
Upload My List
Message

Texas Instruments LMK61E2-156M25SIAT

Part No.:
LMK61E2-156M25SIAT
Manufacturer:
Texas Instruments
Category:
Oscillators
Package:
6-SMD Module
Datasheet:
AetrixLMK61E2-156M25SIAT.pdf
Description:
SILIC OSC XO 156.2500MHZ LVPECL
Quantity:
Payment:
Payment
Shipping:
Shipping

Inventory:104

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Part Number
Quantity*
Price
Name*
Company
Email*
Comments

Product details

Overview

LMK61E2-156M25SIAT from Texas Instruments is an ultra-low-jitter LVPECL-output programmable oscillator generating a precise 156.25 MHz reference clock with ±50 ppm total frequency tolerance, 90 fs RMS phase jitter (12 kHz–20 MHz), and robust –70 dBc PSRR. It operates from a single 3.3 V supply across –40°C to +85°C and is pre-programmed for immediate use in high-speed serial data interfaces.

For engineers reviewing the LMK61E2-156M25SIAT datasheet, LMK61E2-156M25SIAT pinout, LMK61E2-156M25SIAT application, or LMK61E2-156M25SIAT equivalent, key selection criteria include differential output compatibility (LVPECL/LVDS/HCSL), industrial temperature stability, 7 mm × 5 mm QFM package footprint, and factory-trimmed frequency accuracy without external programming.

Technical Context

The LMK61E2-156M25SIAT integrates a high-performance PLL-based oscillator core with internal power conditioning to suppress supply noise, enabling stable clock generation without external loop filters or voltage regulators. Its architecture supports fixed-frequency operation at 156.25 MHz with LVPECL output swing of 700–1200 mV and differential rise/fall times under 200 ps.

It features an LVCMOS-compatible OE (output enable) input with internal pull-up, allowing hardware-controlled output disable into high-impedance state within 50 µs. The device uses a 6-pin QFM package with dedicated GND and VDD pins optimized for low-inductance power delivery and thermal dissipation via the exposed pad.

Key Specifications

ParameterValue and Actual Design Meaning
Output Frequency156.25 MHz - precisely trimmed factory-set value for Ethernet/SONET/PCIe reference clocks.
Jitter (RMS)90 fs - measured over 12 kHz–20 MHz integration bandwidth; enables <0.1% bit error rate in 10G+ serial links.
Output FormatLVPECL - delivers 700–1200 mV differential swing compatible with TI, Intel, and Xilinx FPGA clock inputs.
Frequency Tolerance±50 ppm - includes initial calibration, temperature drift (–40°C to +85°C), supply variation, and 10-year aging.
Supply Voltage3.3 V ±5% - single-rail operation eliminates need for level-shifting or auxiliary supplies.
PSRR–70 dBc - rejects 50 mVpp ripple at 50 kHz–1 MHz, reducing BOM cost by relaxing LDO/decoupling requirements.
Operating Temp–40°C to +85°C - qualified for industrial-grade embedded systems and telecom line cards.

Pinout & Package

The LMK61E2-156M25SIAT is housed in a 7 mm × 5 mm, 6-pin QFM (SIA) package with exposed thermal pad, pin-compatible with industry-standard 7050 XO footprints and optimized for minimal board area and thermal resistance (RθJB = 37.7°C/W).

Pin/TerminalCircuit RoleDesign Meaning
1 (OE)Digital control inputLVCMOS-compatible output enable with internal pull-up; drives output pair to high-Z when low.
2 (NC)No-connectUnbonded pin; must remain unconnected per datasheet to avoid parasitic coupling or ESD path.
3 (GND)Power groundPrimary return path for analog/digital currents; requires ≥3 thermal vias to inner ground plane.
4 (OUTN)Differential output (−)Inverted LVPECL output; paired with OUTP to deliver 156.25 MHz differential clock signal.
5 (OUTP)Differential output (+)Non-inverted LVPECL output; forms 100 Ω controlled-impedance differential pair with OUTN.
6 (VDD)Analog power supply3.3 V supply input; requires local 10 µF/1 µF/0.1 µF decoupling network per layout guidelines.

Key Features

FeatureDesign Value
Ultra-low jitter90 fs RMS phase jitter enables compliance with PCIe Gen4/Gen5, 10G/25G Ethernet, and CPRI timing budgets.
Multi-format outputFactory-configured LVPECL but internally supports LVDS/HCSL - allows reuse of same silicon across multiple interface standards.
High PSRR–70 dBc rejection of power rail noise reduces need for ultra-low-noise LDOs and simplifies PDN design.
Industrial temp range–40°C to +85°C operation ensures reliability in base station radios, network switches, and medical imaging equipment.
Pin-compatible upgrade7 mm × 5 mm QFM footprint matches legacy 7050 XOs, enabling drop-in replacement without PCB redesign.

Applications

10G/25G Ethernet SwitchesPCIe Gen4/Gen5 Root Complexes

Use Scenario: Providing reference clock to Ethernet PHYs and MAC controllers in layer-3 switches handling >1 Tbps backplane traffic.

IC Role / Device Role / Timing Role: Primary low-jitter system clock source synchronizing SerDes lanes and packet buffering logic.

Use Value: 90 fs jitter ensures <1e-12 BER at 25.78125 Gbps, meeting IEEE 802.3by KR4 specification without additional jitter cleanup.

Use Scenario: Clocking CPU/GPU PCIe root ports and switch fabric in server motherboards and AI accelerators.

IC Role / Device Role / Timing Role: System-level reference oscillator feeding PCIe clock distribution networks and spread-spectrum modulation circuits.

Use Value: ±50 ppm stability over temperature maintains link training success across thermal cycles without firmware recalibration.

FPGA-Based Test Equipment5G Baseband Units (BBUs)

Use Scenario: Generating sampling clocks for high-resolution ADC/DAC subsystems in automated test equipment (ATE) platforms.

IC Role / Device Role / Timing Role: Master clock generator for multi-channel synchronized data acquisition with sub-picosecond channel-to-channel skew.

Use Value: LVPECL output drive strength and fast edge rates (<200 ps) preserve signal integrity across 10+ inch FR4 traces to FPGA I/O banks.

Use Scenario: Supplying reference clocks to RF transceivers, digital front-end FPGAs, and fronthaul interface ICs in massive MIMO radio units.

IC Role / Device Role / Timing Role: Low-phase-noise timing source for OFDM symbol alignment and TDD frame synchronization.

Use Value: –165 dBc/Hz phase noise floor at 10 MHz offset minimizes reciprocal mixing in wideband 5G NR receivers.

Equivalent & Alternatives

The following parts are listed as comparable options for similar ultra-low-jitter oscillator applications.

Alternative PartTechnical DifferenceApplication DifferenceSelection Advice
LMK61E0-156M25SIATSame 156.25 MHz LVPECL output but ±25 ppm tolerance (vs. ±50 ppm); higher grade, tighter aging spec (5 yr @ 40°C vs. 10 yr).Better suited for aerospace or safety-critical timing where long-term drift must be minimized.Select if lifetime calibration stability outweighs cost premium; identical pinout and layout.
Si5338A-D-GMProgrammable I2C-based clock generator (not factory-fixed); 100 fs jitter; supports multiple outputs and formats.Used where dynamic reconfiguration or multi-frequency synthesis is required, not just fixed 156.25 MHz.Choose only if flexibility justifies added firmware complexity and $2.50+ BOM cost increase.

Compared with LMK61E0-156M25SIAT, the LMK61E2-156M25SIAT trades long-term stability for lower cost and broader industrial qualification; versus Si5338A-D-GM, it offers simpler integration and guaranteed jitter performance without configuration overhead.

Availability

LMK61E2-156M25SIAT is available at Aetrix Electronics and suitable for 10G/25G Ethernet switches, PCIe Gen4/Gen5 root complexes, and FPGA-based test equipment requiring stable component supply, full traceability, and lifecycle continuity.

Supply support for LMK61E2-156M25SIAT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and connectivity solutions with deep expertise in precision timing and high-speed signal integrity.

The LMK61XX product line was designed specifically for replacing quartz oscillators in high-performance networking, computing, and communications infrastructure where ultra-low jitter and supply noise immunity are critical.

FAQ

What output format does LMK61E2-156M25SIAT support?

This device is factory-programmed for LVPECL output only. Although the underlying LMK61XX platform supports LVDS and HCSL, the -E2 suffix and SIAT ordering code confirm LVPECL configuration at 156.25 MHz. No external programming or I²C interface is available on this variant.

Can OE pin be left floating?

No - OE has an internal pull-up, but leaving it floating risks noise-induced toggling that may cause intermittent output disable. TI specifies connecting OE to VDD (for always-enabled operation) or to a clean GPIO. A 10-kΩ pull-up to VDD is recommended if no active control is used.

Is the 7 mm × 5 mm package RoHS-compliant and lead-free?

Yes - the SIA QFM package is RoHS-compliant and lead-free, qualified to JEDEC J-STD-020 moisture sensitivity level 3 (MSL3), and rated for standard SnPb or Pb-free reflow profiles per J-STD-020. The datasheet confirms halogen-free construction and IPC/JEDEC Class 3 reliability testing.

How does its jitter compare to crystal-based oscillators?

At 156.25 MHz, LMK61E2-156M25SIAT achieves 90 fs RMS jitter - significantly lower than typical fundamental-mode quartz oscillators (200–500 fs) and competitive with high-end OCXOs. This results from integrated PLL noise filtering and proprietary VCO design, not quartz resonator quality.

LMK61E2-156M25SIAT Specifications

Product attributes
Attribute value
Manufacturer:
Texas Instruments
Series:
LMK61XX
Package/Case:
6-SMD Module
Packaging:
Tape & Reel (TR)
Product Status:
Active
Base Resonator:
Silicon
Type:
XO (Standard)
Frequency:
156.25 MHz
Function:
Enable/Disable
Output:
LVPECL
Voltage - Supply:
3.3V
Frequency Stability:
±50ppm
Absolute Pull Range (APR):
-
Operating Temperature:
-40°C ~ 85°C
Spread Spectrum Bandwidth:
-
Current - Supply (Max):
208mA
Ratings:
-
Mounting Type:
Surface Mount
Supplier Device Package:
6-QFM (7x5)
Size / Dimension:
0.276" L x 0.197" W (7.00mm x 5.00mm)
Height - Seated (Max):
0.045" (1.15mm)

LMK61E2-156M25SIAT FAQ

1.How can I place an order for LMK61E2-156M25SIAT through Aetrix?

Please submit a Request for Quotation (RFQ) for LMK61E2-156M25SIAT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for LMK61E2-156M25SIAT reliable?

The price and inventory of LMK61E2-156M25SIAT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LMK61E2-156M25SIAT is usually 5 days.

3.What payment methods are accepted for LMK61E2-156M25SIAT?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LMK61E2-156M25SIAT transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for LMK61E2-156M25SIAT?

LMK61E2-156M25SIAT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your LMK61E2-156M25SIAT order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for LMK61E2-156M25SIAT?

For technical support, including LMK61E2-156M25SIAT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LMK61E2-156M25SIAT requirements.

6.How does Aetrix verify that LMK61E2-156M25SIAT is sourced from the original manufacturer or authorized distributors?

All LMK61E2-156M25SIAT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LMK61E2-156M25SIAT meets industry standards.

7.What is the process for return or replacement of LMK61E2-156M25SIAT?

All LMK61E2-156M25SIAT units undergo pre-shipment inspection (PSI). If there is an issue with LMK61E2-156M25SIAT, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The LMK61E2-156M25SIAT part is unused and in its original packaging.

Return procedure for LMK61E2-156M25SIAT:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

LMK61E2-156M25SIAT Tags

  • LMK61E2-156M25SIAT
  • LMK61E2-156M25SIAT PDF
  • LMK61E2-156M25SIAT Datasheet
  • LMK61E2-156M25SIAT Specifications
  • LMK61E2-156M25SIAT Images
  • Texas Instruments
  • Texas Instruments LMK61E2-156M25SIAT
  • Buy LMK61E2-156M25SIAT
  • LMK61E2-156M25SIAT Price
  • LMK61E2-156M25SIAT Distributor
  • LMK61E2-156M25SIAT Supplier
  • LMK61E2-156M25SIAT Wholesale

Tech Hub

Search

Search

PRODUCT

PRODUCT

PHONE

PHONE

USER

USER