Texas Instruments LMP2014MTX
- Part No.:
- LMP2014MTX
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
LMP2014MTX.pdf
- Description:
- IC OPAMP GP 4 CIRCUIT 14TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,559
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LMP2014MTX from Texas Instruments is a quad high-precision, rail-to-rail output operational amplifier optimized for DC-coupled instrumentation with ultra-low input offset voltage (60 µV max), zero 1/f noise, and 3 MHz gain-bandwidth product. It operates from 2.7 V to 5.25 V, delivers 4 V/µs slew rate, and achieves 130 dB CMRR and PSRR-making it ideal for thermocouple amplification, strain-gauge bridges, and ADC input buffering in single-supply systems.
For engineers reviewing the LMP2014MTX datasheet, LMP2014MTX pinout, LMP2014MTX application, or LMP2014MTX equivalent, key selection considerations include its auto-zero architecture eliminating low-frequency drift, copper leadframe minimizing thermocouple errors, no external capacitor requirement, and guaranteed performance across 0°C to 70°C.
Technical Context
The LMP2014MTX uses patented auto-zeroing circuitry that continuously measures and corrects input offset voltage without chopper-induced mixing products-enabling stable 60 µV max VOS over temperature and time while avoiding distortion at signal frequencies near chopping harmonics. Its input stage employs picoamp-level bias currents (±3 pA) and 9 MΩ differential resistance, with CMRR maintained above 100 dB up to 10 kHz.
This device integrates a wideband output stage delivering 4 V/µs slew rate and 3 MHz GBW while sustaining rail-to-rail output swing within 30 mV of supply rails at 2 kΩ load. It requires no external compensation capacitors and recovers from input overload in under 50 ms-significantly faster than conventional chopper-stabilized op amps.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Offset Voltage | 60 µV max over temperature - ensures <5 LSB error in 12-bit ADC systems over 30-year life at 50°C |
| Gain-Bandwidth Product | 3 MHz - supports stable closed-loop gains up to 100 with >2.5 MHz usable bandwidth |
| Slew Rate | 4 V/µs - enables 12-bit accuracy at ≥100 kHz sampling rates with fast large-signal settling (1.4 µs to 0.01%) |
| Input Voltage Noise | 35 nV/√Hz flat spectrum - eliminates 1/f noise-induced measurement drift in long-integration applications |
| CMRR / PSRR | 130 dB / 120 dB - rejects common-mode and supply ripple in precision sensor front-ends without additional filtering |
| Rail-to-Rail Output | Swing within 30 mV of rails at 2 kΩ - maximizes dynamic range of 5 V ADCs without level-shifting circuitry |
| Supply Current per Channel | 1.2 mA typical - enables low-power multi-channel instrumentation without thermal derating |
Pinout & Package
TSSOP-14 (Package PW) with exposed pad; 0.65 mm pitch; RoHS-compliant Sn finish; MSL Level-1; 0°C to 70°C operating range.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Inverting Input (Ch A) | High-impedance differential input node for first op-amp channel; accepts ±0.5 V differential signals |
| 2 | Non-Inverting Input (Ch A) | Reference input for Ch A; matched impedance critical for CMRR optimization in bridge amplifiers |
| 3 | Output (Ch A) | Rail-to-rail output capable of sourcing/sinking 15 mA; settles to 0.01% in 1.4 µs |
| 4 | V− | Negative supply rail connection; supports operation down to 0 V (single-supply mode) |
| 5 | Non-Inverting Input (Ch B) | Second channel input; identical electrical characteristics to Pin 2 |
| 6 | Inverting Input (Ch B) | Second channel inverting input; pin-swapped relative to Pin 1 for layout symmetry |
| 7 | Output (Ch B) | Channel B output; electrically isolated from Ch A; shares V− and V+ rails |
| 8 | V+ | Positive supply rail; operates from 2.7 V to 5.25 V; decoupling required within 1 cm |
| 9 | Output (Ch C) | Third channel output; same AC/DC specs as Ch A/B; supports independent feedback networks |
| 10 | Inverting Input (Ch C) | Third channel inverting input; pinout matches standard quad op-amp layout conventions |
| 11 | Non-Inverting Input (Ch C) | Third channel non-inverting input; designed for matched resistor placement in instrumentation topologies |
| 12 | Non-Inverting Input (Ch D) | Fourth channel non-inverting input; enables four independent sensor channels on one IC |
| 13 | Inverting Input (Ch D) | Fourth channel inverting input; supports differential configurations with external gain-setting resistors |
| 14 | Output (Ch D) | Fourth channel output; full rail-to-rail swing; compatible with multiplexed ADC inputs |
Key Features
| Feature | Design Value |
|---|---|
| No 1/f voltage noise | Flat 35 nV/√Hz spectral density eliminates integration-time-dependent drift in DC measurements |
| Copper leadframe construction | Nullifies thermocouple EMF errors (<0.0014°C ΔT required to match 35 µV/°C steel-based packages) |
| Auto-zero architecture without chopper artifacts | Zero mixing products at 30 kHz correction frequency - THD+N = 0.02% at 1 kHz |
| No external capacitors required | Eliminates dielectric absorption delays and leakage-induced offset instability during power-up |
| Fast overload recovery | 40 ms recovery from 2× full-scale overdrive - 6× faster than typical chopper-stabilized op amps |
Applications
| Precision Instrumentation Amplifier | Thermocouple Amplifier |
|---|---|
Use Scenario: High-gain (≥1000×) amplification of µV-level thermocouple outputs in industrial temperature controllers. IC Role / Device Role / Timing Role: Primary DC-coupled gain stage with cold-junction compensation interface. Use Value: 60 µV max VOS and 0.015 µV/°C TCVOS ensure <0.1°C absolute accuracy over 0–70°C without calibration. |
Use Scenario: Low-noise amplification of Type-K thermocouples (41 µV/°C) with cold-junction reference at ambient temperature. IC Role / Device Role / Timing Role: First-stage transducer amplifier preceding cold-junction compensation and ADC. Use Value: Zero 1/f noise prevents integration-time-dependent drift; copper leadframe eliminates parasitic thermocouple errors at PCB solder joints. |
| Strain Gauge Bridge Amplifier | ADC Input Buffer |
Use Scenario: Wheatstone bridge excitation and differential amplification in load-cell interfaces with 0.01% resistor matching. IC Role / Device Role / Timing Role: Instrumentation-grade difference amplifier with gain set by external resistors. Use Value: 130 dB CMRR maintains >108 dB effective rejection despite 1% resistor mismatch; rail-to-rail output drives 5 V ADCs at full scale. |
Use Scenario: Driving SAR or delta-sigma ADC inputs in data acquisition systems requiring 12-bit+ linearity over temperature. IC Role / Device Role / Timing Role: Precision buffer between sensor and ADC, providing gain, filtering, and drive capability. Use Value: 1.4 µs settling to 0.01% enables 100 kHz sampling; 35 nV/√Hz noise contributes <0.5 LSB peak-to-peak error in 100-second measurements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar precision operational amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| OPA2189IDR | Higher 5.7 MHz GBW but 120 µV max VOS; dual-channel only; requires external compensation capacitor | Better for higher-speed precision filtering; less suitable for ultra-low-drift DC amplification | Select when bandwidth >3 MHz is required and offset drift tolerance >60 µV is acceptable |
| ADA4522-2ARZ | Zero-drift architecture with 2.5 µV max VOS; dual-channel; 3.6 MHz GBW; higher 1.2 mA/channel supply current | Superior initial offset for calibration-critical systems; larger package (SOIC-8) limits board density | Prefer when sub-5 µV initial offset is mandatory and quad-channel integration is not required |
Compared with OPA2189IDR and ADA4522-2ARZ, the LMP2014MTX uniquely combines quad-channel integration, zero 1/f noise, copper leadframe, and no external capacitor requirement-making it optimal for space-constrained, multi-sensor DC instrumentation where long-term stability outweighs raw speed.
Availability
LMP2014MTX is available at Aetrix Electronics and suitable for precision instrumentation, thermocouple conditioning, and ADC input buffering requiring stable component supply across industrial temperature ranges and multi-year production cycles.
Supply support for LMP2014MTX includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, specializing in analog and embedded processing technologies with over 90 years of innovation in precision signal chain solutions.
The LMP2014MTX belongs to TI's LMP™ precision amplifier family, engineered specifically for ultra-stable DC performance in sensor signal conditioning, medical instrumentation, and test equipment where offset drift and low-frequency noise must be eliminated.
FAQ
What is the maximum operating supply voltage for the LMP2014MTX?
The LMP2014MTX has an absolute maximum supply voltage rating of 5.8 V, but its specified operating range is 2.7 V to 5.25 V. Operation beyond 5.25 V may cause parametric degradation or reliability risk, and the device is not characterized for performance above this limit. The LMP2014MTX maintains rail-to-rail output swing and 130 dB CMRR within the 2.7–5.25 V window.
Does the LMP2014MTX require external compensation capacitors?
No, the LMP2014MTX is internally compensated and does not require external capacitors for stability. This eliminates dielectric absorption and leakage-induced offset errors common in externally compensated precision op amps. The LMP2014MTX remains stable with capacitive loads up to 500 pF and achieves 60° phase margin across its full operating range.
How does the LMP2014MTX achieve zero 1/f noise?
The LMP2014MTX uses a patented auto-zeroing architecture that continuously samples and corrects input offset voltage at ~30 kHz, producing a flat voltage noise spectrum of 35 nV/√Hz down to 0.001 Hz. Unlike chopper-stabilized amplifiers, it avoids mixing products by eliminating periodic switching at the input-resulting in THD+N of just 0.02% and no low-frequency drift in the LMP2014MTX.
What is the purpose of the copper leadframe in the LMP2014MTX?
The copper leadframe in the LMP2014MTX eliminates thermocouple EMF errors generated at solder joints between dissimilar metals (e.g., Kovar leads and copper PCB traces). Standard steel-based leadframes produce >35 µV/°C; the LMP2014MTX's copper construction creates equal-and-opposite junctions that cancel this effect-reducing parasitic offset to <0.0014°C ΔT per 35 µV, critical for µV-level sensor interfaces.
Can the LMP2014MTX drive ADC inputs directly?
Yes, the LMP2014MTX is explicitly designed for ADC input buffering. Its rail-to-rail output swing (within 30 mV of rails), 1.4 µs settling to 0.01%, and 35 nV/√Hz flat noise enable full-scale 12-bit accuracy at ≥100 kHz sampling. The LMP2014MTX also features fast overload recovery (40 ms), preventing hold-time errors when driving multiplexed ADC inputs with transient backfeed.
LMP2014MTX Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- LMP®
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Amplifier Type:
- General Purpose
- Number of Circuits:
- 4
- Output Type:
- Rail-to-Rail
- Slew Rate:
- 3V/µs
- Gain Bandwidth Product:
- 3 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 0.3 pA
- Voltage - Input Offset:
- 0.12 µV
- Current - Supply:
- 930µA (x4 Channels)
- Current - Output / Channel:
- 17 mA
- Voltage - Supply Span (Min):
- 2.7 V
- Voltage - Supply Span (Max):
- 5.25 V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-TSSOP
LMP2014MTX FAQ
1.How can I place an order for LMP2014MTX through Aetrix?
Please submit a Request for Quotation (RFQ) for LMP2014MTX on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LMP2014MTX reliable?
The price and inventory of LMP2014MTX are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LMP2014MTX is usually 5 days.
3.What payment methods are accepted for LMP2014MTX?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LMP2014MTX transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LMP2014MTX?
LMP2014MTX orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LMP2014MTX order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LMP2014MTX?
For technical support, including LMP2014MTX datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LMP2014MTX requirements.
6.How does Aetrix verify that LMP2014MTX is sourced from the original manufacturer or authorized distributors?
All LMP2014MTX products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LMP2014MTX meets industry standards.
7.What is the process for return or replacement of LMP2014MTX?
All LMP2014MTX units undergo pre-shipment inspection (PSI). If there is an issue with LMP2014MTX, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LMP2014MTX part is unused and in its original packaging.
Return procedure for LMP2014MTX:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LMP2014MTX Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
