Texas Instruments LMP7721MAX/NOPB
- Part No.:
- LMP7721MAX/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
LMP7721MAX/NOPB.pdf
- Description:
- IC OPAMP GP 1 CIRCUIT 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,683
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LMP7721MAX/NOPB from Texas Instruments is an ultra-low-input-bias-current precision operational amplifier designed for high-impedance sensor signal conditioning. It delivers ±20 fA max input bias current at 25°C, 120 dB DC open-loop gain, and 17 MHz gain-bandwidth product while operating from 1.8 V to 5.5 V supply - enabling accurate photodiode and ion chamber amplification in battery-powered instrumentation.
For engineers reviewing the LMP7721MAX/NOPB datasheet, LMP7721MAX/NOPB pinout, LMP7721MAX/NOPB application, or LMP7721MAX/NOPB equivalent, key selection criteria include verified fA-level input bias stability across −40°C to 125°C, rail-to-rail output swing within 20 mV of rails at 10 kΩ load, and SOIC-8 pin isolation architecture that minimizes PCB leakage coupling into IN+ and IN−.
Technical Context
The LMP7721MAX/NOPB employs patented input bias current cancellation circuitry to maintain ≤±20 fA bias over full common-mode voltage range (−0.3 V to 4 V at 5 V supply), independent of temperature-induced leakage drift. Its MOS input stage yields 0.01 pA/√Hz input current noise and 6.5 nV/√Hz voltage noise at 1 kHz.
This architecture enables stable transimpedance gain with >1 GΩ feedback resistors without significant offset error accumulation. The non-standard SOIC-8 pinout physically separates IN+/IN− from V+/V− using N/C guard pins, reducing layout-dependent parasitic currents that degrade effective input impedance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Bias Current | ±20 fA max at 25°C - ensures sub-picoampere error in 1 GΩ photodiode feedback networks |
| DC Open-Loop Gain | 120 dB - supports <0.001% gain error in precision closed-loop configurations |
| Gain Bandwidth Product | 17 MHz - enables stable 10× gain up to ~1.7 MHz with adequate phase margin |
| Input Voltage Noise | 6.5 nV/√Hz at 1 kHz - preserves SNR in low-frequency electrochemical measurements |
| Supply Voltage Range | 1.8 V to 5.5 V - supports direct operation from single Li-ion or dual AA cells |
| Operating Temperature | −40°C to +125°C - qualified for industrial and automotive under-hood sensor interfaces |
| Output Swing | Within 20 mV of rails (RL = 10 kΩ) - maximizes dynamic range in low-voltage systems |
Pinout & Package
Package: 8-pin SOIC (4.90 mm × 3.90 mm), with non-standard pinout optimized for guarding high-impedance inputs. Two No Connect (N/C) pins serve as guard traces between input and supply terminals.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: IN+ | Non-inverting input | Main signal input node requiring guarded PCB trace routing |
| 2: N/C | No internal connection | Connected to system guard plane to shield IN+ from V− leakage |
| 3: V− | Negative power supply | Reference for single-supply operation; supports ground-sensing inputs |
| 4: VOUT | Amplifier output | Rail-to-rail capable; drives ≥10 kΩ load within 20 mV of supply rails |
| 5: N/C | No internal connection | Connected to guard plane to isolate IN− from V+ supply noise |
| 6: V+ | Positive power supply | Accepts 1.8–5.5 V; PSRR ≥92 dB suppresses supply ripple |
| 7: N/C | No internal connection | Unused; may be left floating or tied to guard for enhanced shielding |
| 8: IN− | Inverting input | Feedback node; requires symmetric guarding to match IN+ leakage path |
Key Features
| Feature | Design Value |
|---|---|
| Patented bias cancellation | Maintains ±20 fA max input bias across full −0.3 V to 4 V common-mode range at 5 V supply |
| Guard-optimized pinout | N/C pins flank IN+ and IN− to enable PCB guard rings that reduce surface leakage by >10× |
| Rail-to-rail output | Swings within 20 mV of V+ and V− at 10 kΩ load, preserving signal headroom in 2.5 V systems |
| Low-noise MOS input | 6.5 nV/√Hz voltage noise + 0.01 pA/√Hz current noise enables femtoampere-resolution measurements |
| Wide supply range | Functional at 1.8 V (0°C to 125°C) and 5.5 V - accommodates aging battery discharge profiles |
Applications
| Photodiode Amplifier | Ion Chamber Amplifier |
|---|---|
Use Scenario: Converting weak photocurrents (100 fA–10 nA) from scientific-grade photodiodes into measurable voltage signals. IC Role / Device Role / Timing Role: Transimpedance amplifier with ultra-high-impedance virtual ground node. Use Value: ±20 fA input bias prevents >2 mV offset error in 100 MΩ feedback networks, enabling true fA-level resolution. | Use Scenario: Amplifying picoampere-level ionization currents from radiation detection chambers. IC Role / Device Role / Timing Role: Low-drift, low-noise current-to-voltage converter for nuclear instrumentation. Use Value: 120 dB open-loop gain and −1.5 µV/°C offset drift ensure stable baseline over temperature-cycled field deployments. |
| pH Electrode Amplifier | Electrometer Amplifier |
Use Scenario: Buffering high-output-impedance glass pH electrodes (≥1 GΩ) in analytical lab equipment. IC Role / Device Role / Timing Role: Unity-gain buffer isolating electrode from measurement circuitry. Use Value: Input bias ≤±20 fA avoids >10 mV DC error across 1 GΩ electrode impedance, preserving pH accuracy to ±0.01 unit. | Use Scenario: Measuring charge accumulation in electrometer-grade applications such as Coulomb counting or capacitor leakage testing. IC Role / Device Role / Timing Role: Femtoampere-input integrator front-end with guarded input structure. Use Value: N/C-guarded SOIC-8 layout and 0.01 pA/√Hz current noise support sub-femtocoulomb charge resolution over 1-second integration windows. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar precision amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADA4530-1ARZ | ±20 fA max input bias (same spec), but higher 20 nA supply current and 2.8 MHz GBW | Better EMI rejection; less suitable for portable battery life-critical designs | Select when ultra-low bias must coexist with superior RF immunity in noisy industrial environments |
| LTC6268IMS8#PBF | 3 fA typical bias (lower), but ±50 fA max at 25°C and no N/C guard pins in 8-MSOP package | Higher 500 MHz GBW enables faster settling; lacks physical input guarding architecture | Select when bandwidth >100 MHz is required and board-level guarding can be implemented externally |
Compared with ADA4530-1ARZ and LTC6268IMS8#PBF, the LMP7721MAX/NOPB uniquely combines guaranteed ±20 fA max bias, SOIC-8 guard-pin layout, and 17 MHz GBW at 1.3 mA - making it optimal for space-constrained, battery-operated electrometer designs where layout-driven leakage dominates error budgets.
Availability
LMP7721MAX/NOPB is available at Aetrix Electronics and suitable for photodiode amplifiers, ion chamber interfaces, and pH meter front-ends requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for LMP7721MAX/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog and embedded processing solutions, with over 90,000 products serving industrial, automotive, and personal electronics markets.
The LMP7721MAX/NOPB belongs to TI's LMP™ precision amplifier family, engineered specifically for ultra-high-impedance sensor interfacing where femtoampere-level input bias current and layout-immune guarding are critical to measurement fidelity.
FAQ
What is the maximum guaranteed input bias current for LMP7721MAX/NOPB at 85°C?
The LMP7721MAX/NOPB has a maximum guaranteed input bias current of ±900 fA at 85°C, as specified in the Electrical Characteristics tables for both 2.5 V and 5 V supply conditions. This limit applies when VCM = 1 V and reflects worst-case process and temperature variation across production lots. At 125°C, the limit increases to ±5 pA, maintaining usability in extended-temperature industrial environments. The LMP7721MAX/NOPB achieves this via patented cancellation circuitry that actively compensates for junction leakage.
Does LMP7721MAX/NOPB support true rail-to-rail input common-mode range?
No, the LMP7721MAX/NOPB does not support rail-to-rail input common-mode range. Its input common-mode voltage range is specified as −0.3 V to 4.0 V at 5 V supply (CMRR ≥80 dB), meaning it operates down to 300 mV below V− but only up to 1.0 V below V+. However, it does include the negative rail - enabling ground-sensing in single-supply configurations. This asymmetric range is intentional to optimize input stage linearity and bias current stability, and is clearly documented in Section 6.5 and 6.6 of the LMP7721MAX/NOPB datasheet.
Can LMP7721MAX/NOPB be used with feedback resistors greater than 1 GΩ?
Yes, the LMP7721MAX/NOPB is explicitly designed for use with feedback resistors ≥1 GΩ, enabled by its ±20 fA max input bias current and patented cancellation architecture. At 1 GΩ, this bias contributes only 20 mV of offset error - far lower than alternatives. Successful implementation requires strict adherence to the guard-trace layout guidelines in Section 10, including tying N/C pins 2 and 5 to the same guard potential as the input traces. Layout-induced leakage remains the dominant error source above 100 MΩ, not the LMP7721MAX/NOPB's intrinsic bias.
What is the purpose of the N/C pins on LMP7721MAX/NOPB?
The two N/C pins (pins 2 and 5) on the LMP7721MAX/NOPB are intentionally unconnected internally and serve as physical guards between IN+ and V− (pin 2), and between IN− and V+ (pin 5). Per TI's layout recommendations, these pins should be tied to a dedicated guard trace routed beneath the input nodes - creating a low-impedance equipotential barrier that shunts PCB surface leakage away from the sensitive inputs. This architecture reduces effective input bias current by suppressing contamination- and humidity-induced surface conduction paths, a critical feature confirmed in the "Unique Pinout" section (7.3.6) of the LMP7721MAX/NOPB datasheet.
How does LMP7721MAX/NOPB achieve low input bias current across temperature?
The LMP7721MAX/NOPB achieves stable femtoampere-level input bias across temperature through a patented input bias current cancellation circuit that actively nulls junction leakage components in real time. Unlike conventional JFET or CMOS op-amps whose bias current doubles every ~10°C, the LMP7721MAX/NOPB's cancellation loop tracks and subtracts thermally induced leakage - resulting in only ±900 fA max at 85°C and ±5 pA at 125°C. This behavior is validated across production lots and is not dependent on external trimming. The LMP7721MAX/NOPB's specification sheet confirms this performance in Tables 6.5 and 6.6 under "IBIAS" with explicit temperature-conditioned limits.
LMP7721MAX/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- LMP®, PowerWise®
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Amplifier Type:
- General Purpose
- Number of Circuits:
- 1
- Output Type:
- Rail-to-Rail
- Slew Rate:
- 12.8V/µs
- Gain Bandwidth Product:
- 17 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 0.003 pA
- Voltage - Input Offset:
- 26 µV
- Current - Supply:
- 1.3mA
- Current - Output / Channel:
- 60 mA
- Voltage - Supply Span (Min):
- 1.8 V
- Voltage - Supply Span (Max):
- 5.5 V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
LMP7721MAX/NOPB FAQ
1.How can I place an order for LMP7721MAX/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for LMP7721MAX/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LMP7721MAX/NOPB reliable?
The price and inventory of LMP7721MAX/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LMP7721MAX/NOPB is usually 5 days.
3.What payment methods are accepted for LMP7721MAX/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LMP7721MAX/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LMP7721MAX/NOPB?
LMP7721MAX/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LMP7721MAX/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LMP7721MAX/NOPB?
For technical support, including LMP7721MAX/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LMP7721MAX/NOPB requirements.
6.How does Aetrix verify that LMP7721MAX/NOPB is sourced from the original manufacturer or authorized distributors?
All LMP7721MAX/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LMP7721MAX/NOPB meets industry standards.
7.What is the process for return or replacement of LMP7721MAX/NOPB?
All LMP7721MAX/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LMP7721MAX/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LMP7721MAX/NOPB part is unused and in its original packaging.
Return procedure for LMP7721MAX/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LMP7721MAX/NOPB Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
