Texas Instruments LMS36553QRNLRQ1
- Part No.:
- LMS36553QRNLRQ1
- Manufacturer:
- Texas Instruments
- Package:
- 22-PowerVFQFN
- Datasheet:
-
LMS36553QRNLRQ1.pdf
- Description:
- IC REG BUCK 3.3V 5.5A 22VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,990
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LMS36553QRNLRQ1 from Texas Instruments is an AEC-Q100 Grade 1 automotive synchronous buck converter delivering 5.5-A continuous output at 3.3 V, with 36-V max input, 400-kHz fixed switching frequency, and integrated high- and low-side MOSFETs. It operates from –40°C to +125°C ambient, supports external frequency synchronization, and features a built-in open-drain RESET output with 3-ms release timer-used in driver monitoring and surround-view ECU power rails.
For engineers reviewing the LMS36553QRNLRQ1 datasheet, LMS36553QRNLRQ1 pinout, LMS36553QRNLRQ1 application, or LMS36553QRNLRQ1 equivalent, key selection considerations include its 3.3-V fixed output, wettable-flank 22-pin VQFN (4.0 mm × 5.0 mm) package, 0.65–0.85-V dropout at 5.5-A load, 18-µA quiescent current at 3.3-V output/no load, and AEC-Q100 qualification for automotive safety-critical subsystems.
Technical Context
The LMS36553QRNLRQ1 employs peak current mode control with internal compensation, enabling stable regulation across 3.9–36-V input while maintaining 400-kHz ±10% switching frequency. Its flip-chip VQFN construction minimizes parasitic inductance, reducing switch-node ringing and conducted EMI without requiring spread-spectrum modulation.
It integrates dual MOSFETs with 60–130-mΩ high-side and 40–80-mΩ low-side RDS(on), supports automatic light-load PFM/PWM transition, and includes built-in soft-start, thermal shutdown, UVLO, and current limiting-enabling direct replacement of discrete controller+MOSFET solutions in space-constrained automotive modules.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 3.3 V ±2% to ±3% regulation over full load and temperature |
| Max Output Current | 5.5 A continuous; supports 5.5-A load with ≤0.85-V dropout at full accuracy |
| Input Voltage Range | 3.9 V to 36 V; transient tolerant to 42 V for ≤500 ms |
| Switching Frequency | 400 kHz ±10%; synchronizable from 250–500 kHz via SYNC pin |
| Quiescent Current | 18 µA at VIN = 13.5 V, VOUT = 3.3 V, no load-enables always-on automotive systems |
| Efficiency | 92% typical at VIN = 13.5 V, VOUT = 3.3 V, IOUT = 3.5 A |
| Junction Temp Range | –40°C to +150°C; AEC-Q100 Grade 1 qualified (–40°C to +125°C ambient) |
Pinout & Package
Package: 22-pin VQFN (RNL), 4.00 mm × 5.00 mm body size, wettable flanks for automated optical inspection.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 VCC | Analog supply output | Internal 3.1-V LDO; powers control circuitry-requires 4.7-µF capacitor to AGND |
| 2 CBOOT | Bootstrap node | Connects 470-nF capacitor to SW for high-side gate drive; enables efficient 100% duty cycle capability |
| 3 SYNC | Synchronization input | Rising-edge triggered; accepts 250–500-kHz external clock to align switching with system timing |
| 4,14 PVIN1/PVIN2 | Main power inputs | Dual high-current VIN pins-must be shorted on PCB to minimize voltage drop and thermal imbalance |
| 5,10 PGND1/PGND2 | Power ground returns | Low-side MOSFET source connections-must tie together and connect to AGND/system ground |
| 9 SW | Switch node | Connects to power inductor; high dv/dt node requiring tight layout to reduce EMI |
| 15 AVIN | Analog input reference | Connected to PVIN on PCB; supplies bias for internal analog blocks independent of power path |
| 16 FPWM | Mode control input | High = forced PWM (no PFM); low = automatic light-load mode-prevents audible noise in sensitive applications |
| 18 EN | Enable input | Active-high logic; 1.7–2.0 V threshold with 0.45–0.55 V hysteresis-supports direct connection to microcontroller GPIO |
| 19 RESET | Open-drain status flag | Asserts low during fault or EN deactivation; includes 24-µs glitch filter and 3-ms release timer-replaces external supervisor IC |
| 20 AGND | Analog ground reference | Reference point for FB, VREF, and internal circuits-must be connected to PGND at single-point star ground |
| 21 FB | Feedback input | Internally tied to 3.3-V reference; no external divider required for fixed-output variant |
| 22 BIAS | Auxiliary bias input | Connected to VOUT to improve light-load efficiency and enable operation down to 3.5-V input |
Key Features
| Feature | Design Value |
|---|---|
| Integrated high- and low-side MOSFETs | Eliminates need for external power switches; reduces BOM count and layout area in compact ECUs |
| Wettable-flank VQFN package | Enables automated optical solder-joint inspection-critical for automotive manufacturing traceability |
| RESET with internal filtering and timer | Provides clean, debounced power-good signal without external RC network or supervisor IC |
| Frequency foldback architecture | Allows regulation from 3.5-V input to 3.3-V output-supports cold-crank scenarios in 12-V automotive systems |
| Low EMI switch-node waveform | Flip-chip construction and optimized layout reduce radiated emissions-simplifies CISPR 25 Class 5 compliance |
Applications
| Automotive USB Charging | Driver Monitoring System |
|---|---|
Use Scenario: Powering dual-port 5-V/3.3-V USB Type-C PD controllers in center console modules. IC Role / Device Role / Timing Role: Primary 3.3-V rail generator for USB controller MCU, PHY, and level-shifters. Use Value: 5.5-A rating supports simultaneous charging + data negotiation; 18-µA IQ extends battery runtime during vehicle sleep mode. |
Use Scenario: Supplying image signal processor (ISP), CMOS sensor interface, and eye-tracking ASIC in cabin-facing camera modules. IC Role / Device Role / Timing Role: Main 3.3-V power stage for real-time vision processing subsystem. Use Value: AEC-Q100 Grade 1 qualification ensures reliability under thermal cycling; RESET output validates power integrity before ISP boot. |
| Surround-View ECU | Mechanically Scanning LIDAR |
Use Scenario: Generating 3.3-V supply for multi-camera fusion processors and CAN FD transceivers in 360° video stitching units. IC Role / Device Role / Timing Role: High-current, low-noise DC/DC stage feeding FPGA and SerDes interfaces. Use Value: 400-kHz fixed frequency avoids interference with camera pixel clocks; wettable flanks ensure solder joint reliability in vibration-prone mounting locations. |
Use Scenario: Providing regulated 3.3-V power to laser diode drivers, time-of-flight (ToF) ADCs, and MEMS mirror controllers in long-range scanning LIDAR. IC Role / Device Role / Timing Role: Stable, low-ripple supply for precision analog front-end and high-speed digital logic. Use Value: Low EMI design prevents switching noise coupling into ToF measurement paths; 36-V input withstands load-dump transients up to 42 V. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LM61480QRNXTQ1 | 4.5-A rated, 2.5-V to 36-V input, 400-kHz sync-capable, but lacks integrated BIAS pin support for ultra-low-input operation | Less suitable for cold-crank (3.5-V) start-up; requires external bias supply below 4.5-V input | Select when lower cost and footprint priority outweigh cold-crank margin requirements |
| TPS54560QDGRRQ1 | 5.5-A rated, 3.5-V to 60-V input, but uses external MOSFETs and requires full compensation network | Higher BOM count and layout complexity; better for >42-V transient environments | Select when input surge exceeds 42 V or when adjustable frequency (100–2500 kHz) is required |
Compared with LM61480QRNXTQ1 and TPS54560QDGRRQ1, the LMS36553QRNLRQ1 delivers superior integration (single-chip solution with BIAS support), tighter output tolerance (±2% vs ±3%), and automotive-optimized packaging-making it optimal for space-constrained, thermally demanding ECU designs where cold-crank robustness and production testability are critical.
Availability
LMS36553QRNLRQ1 is available at Aetrix Electronics and suitable for automotive USB charging, driver monitoring systems, surround-view ECUs, and mechanically scanning LIDAR requiring stable component supply with AEC-Q100 compliance and long-term lifecycle assurance.
Supply support for LMS36553QRNLRQ1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and automotive-grade power management ICs, with decades of automotive qualification expertise.
The LMS3655-Q1 product line is designed specifically for high-reliability automotive ADAS and infotainment power rails-emphasizing AEC-Q100 Grade 1 operation, low EMI, and integration to reduce system size and cost.
FAQ
What is the minimum input voltage required for LMS36553QRNLRQ1 to regulate 3.3 V at full 5.5-A load?
The LMS36553QRNLRQ1 requires a minimum input voltage of 3.8 V after start-up to maintain 3.3-V output regulation at 5.5-A load with ±2% to ±3% accuracy. This is enabled by its frequency foldback architecture and BIAS pin connection to VOUT, allowing operation down to 3.5-V input in certain conditions-verified per Section 7.7 of the SNAS714C datasheet.
Does LMS36553QRNLRQ1 require external compensation components?
No, the LMS36553QRNLRQ1 includes fully integrated compensation circuitry. Its fixed 3.3-V output version needs no external feedback resistors or compensation network-only input/output capacitors, power inductor, bootstrap capacitor, and optional SYNC/FPWM pull-up resistors are required for basic operation.
How does the RESET output of LMS36553QRNLRQ1 behave during startup and fault conditions?
The LMS36553QRNLRQ1 RESET output remains low until the output reaches 96% of nominal 3.3 V, then transitions high after a 3-ms release timer. It asserts low again if EN is pulled low, output drops below 94% VOUT, or thermal shutdown occurs-providing a true system-ready signal without external supervision.
Is LMS36553QRNLRQ1 compatible with standard VQFN reflow profiles?
Yes, the LMS36553QRNLRQ1 uses a standard 22-pin VQFN (RNL) package with wettable flanks and is qualified for IPC/JEDEC J-STD-020 moisture sensitivity level 3. It supports standard lead-free reflow profiles with peak temperatures up to 260°C-validated per TI's packaging reliability reports.
Can LMS36553QRNLRQ1 synchronize to an external clock while operating in forced PWM mode?
Yes, the LMS36553QRNLRQ1 maintains full SYNC pin functionality regardless of FPWM pin state. When FPWM = high (forced PWM), the device still accepts 250–500-kHz external clocks on the SYNC pin and locks switching frequency to the incoming signal-ensuring deterministic timing in synchronized multi-rail systems.
LMS36553QRNLRQ1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 22-PowerVFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Fixed
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 3.9V
- Voltage - Input (Max):
- 36V
- Voltage - Output (Min/Fixed):
- 3.3V
- Voltage - Output (Max):
- -
- Current - Output:
- 5.5A
- Frequency - Switching:
- 250kHz ~ 500kHz
- Synchronous Rectifier:
- No
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount, Wettable Flank
- Supplier Device Package:
- 22-VQFN-HR (5x4)
LMS36553QRNLRQ1 FAQ
1.How can I place an order for LMS36553QRNLRQ1 through Aetrix?
Please submit a Request for Quotation (RFQ) for LMS36553QRNLRQ1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LMS36553QRNLRQ1 reliable?
The price and inventory of LMS36553QRNLRQ1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LMS36553QRNLRQ1 is usually 5 days.
3.What payment methods are accepted for LMS36553QRNLRQ1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LMS36553QRNLRQ1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LMS36553QRNLRQ1?
LMS36553QRNLRQ1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LMS36553QRNLRQ1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LMS36553QRNLRQ1?
For technical support, including LMS36553QRNLRQ1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LMS36553QRNLRQ1 requirements.
6.How does Aetrix verify that LMS36553QRNLRQ1 is sourced from the original manufacturer or authorized distributors?
All LMS36553QRNLRQ1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LMS36553QRNLRQ1 meets industry standards.
7.What is the process for return or replacement of LMS36553QRNLRQ1?
All LMS36553QRNLRQ1 units undergo pre-shipment inspection (PSI). If there is an issue with LMS36553QRNLRQ1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LMS36553QRNLRQ1 part is unused and in its original packaging.
Return procedure for LMS36553QRNLRQ1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LMS36553QRNLRQ1 Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

