My Inquiry
My Account
Texas Instruments LMV712IDGSRG4
- Part No.:
- LMV712IDGSRG4
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
LMV712IDGSRG4.pdf
- Description:
- IC OPAMP GP 2 CIRCUIT 10VSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:4,572
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LMV712IDGSRG4 from Texas Instruments is a dual rail-to-rail input/output (RRIO) operational amplifier with independent shutdown control per channel, 5-MHz gain bandwidth, 5-V/μs slew rate, and 20-nV/√Hz input voltage noise-designed for low-power, low-noise signal conditioning in portable wireless receivers.
For engineers reviewing the LMV712IDGSRG4 datasheet, LMV712IDGSRG4 pinout, LMV712IDGSRG4 application, or LMV712IDGSRG4 equivalent, key selection criteria include shutdown current (≤1.5 μA), rail-to-rail output swing at 600-Ω load, and guaranteed operation from 2.7 V to 5 V supply across –40°C to 85°C.
Technical Context
The LMV712IDGSRG4 integrates two independent BiCMOS op-amps with separate shutdown pins (1SD, 2SD), enabling selective channel disablement without affecting the active amplifier's bias or output state. Each amplifier features unity-gain stability and drives up to 200 pF capacitive loads without oscillation.
Its input stage supports common-mode voltage from VCC– – 0.4 V to VCC+ + 0.4 V, while output swings within 10–230 mV of either rail under 600-Ω load at 2.7 V or 5 V supply-enabling full dynamic range utilization in single-supply sensor interfaces and analog front-ends.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Gain Bandwidth Product | 5 MHz - supports stable closed-loop gain ≥10 at 500 kHz for anti-aliasing or IF filtering. |
| Slew Rate | 5 V/μs - enables clean 1-Vpp output at 800 kHz without distortion in baseband signal paths. |
| Input Voltage Noise | 20 nV/√Hz at 1 kHz - preserves SNR in microphone preamps and low-level sensor amplification. |
| Supply Current per Channel | 1.22 mA (ON), 1.5 μA (shutdown) - extends battery life in always-on monitoring nodes with intermittent processing. |
| Rail-to-Rail I/O | Inputs: VCC– – 0.4 V to VCC+ + 0.4 V; Outputs: within 10–230 mV of rails at 600 Ω - maximizes ADC input range in 3.3-V systems. |
| Input Offset Voltage | ≤3 mV (max) - reduces DC error in precision transimpedance or level-shifting circuits without trimming. |
| Turn-On Time | 2.2 μs (typ) - ensures fast wake-up from shutdown in time-triggered sensor sampling sequences. |
Pinout & Package
LMV712IDGSRG4 is housed in a 10-pin MSOP (DGS) package, 3.0 mm × 3.0 mm × 1.0 mm, RoHS-compliant with CU NIPDAU finish and MSL Level-1 rating.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | 1SD | Channel 1 shutdown control: logic high (>VSD_ON) enables amplifier; logic low ( |
| 2 | 1IN− | Inverting input of Channel 1 - accepts signals down to VCC– – 0.4 V for true single-supply differential sensing. |
| 3 | 1IN+ | Non-inverting input of Channel 1 - supports common-mode range extending beyond rails for sensor offset compensation. |
| 4 | VCC− | Negative supply rail (GND in single-supply use) - must be connected directly to low-impedance ground plane. |
| 5 | 1OUT | Channel 1 output - delivers ±50 mA short-circuit current and swings within 10–230 mV of rails at 600 Ω. |
| 6 | 2OUT | Channel 2 output - independently buffered; no crosstalk impact on Channel 1 when driving reactive loads. |
| 7 | 2IN+ | Non-inverting input of Channel 2 - electrically isolated from Channel 1 inputs for dual-path signal routing. |
| 8 | 2IN− | Inverting input of Channel 2 - supports matched layout for differential pair configurations. |
| 9 | 2SD | Channel 2 shutdown control - identical threshold behavior as Pin 1; allows asymmetric power gating. |
| 10 | VCC+ | Positive supply rail (2.7–5 V) - decoupling capacitor (≥100 nF) required within 2 mm of this pin. |
Key Features
| Feature | Design Value |
|---|---|
| Independent per-channel shutdown | Enables dynamic power scaling in multi-stage analog chains-e.g., disable preamp during ADC conversion idle time. |
| Rail-to-rail input and output | Preserves full signal swing in 2.7-V systems, eliminating level-shifting components in battery-powered data loggers. |
| Low 20-nV/√Hz input noise | Maintains >80-dB SNR for 10-mV sensor outputs at 1-kHz bandwidth without external filtering. |
| Stable with 200-pF capacitive load | Directly drives ADC input capacitors or long PCB traces without added isolation resistors or compensation networks. |
| 2.2-μs turn-on time | Supports burst-mode operation in energy-harvesting sensors where amplification is activated only during measurement windows. |
Applications
| Wireless LAN Baseband Filtering | Portable Medical Sensor Interface |
|---|---|
Use Scenario: Amplifying and filtering I/Q signals prior to 2.4-GHz RF upconversion in compact Wi-Fi modules. IC Role / Device Role / Timing Role: Dual-channel RRIO op-amp providing gain, common-mode level shift, and anti-aliasing filtering with shutdown-controlled channel pairing. Use Value: 5-MHz GBW and 5-V/μs slew rate support clean 2-MHz baseband signals; independent shutdown minimizes idle current in half-duplex mode. |
Use Scenario: Conditioning low-amplitude ECG or pulse oximeter photodiode currents in handheld diagnostic devices. IC Role / Device Role / Timing Role: Transimpedance amplifier (Channel 1) and reference buffer (Channel 2) operating from 3.3-V coin cell. Use Value: 20-nV/√Hz noise floor preserves microvolt-level biopotential signals; rail-to-rail output matches 12-bit SAR ADC input range. |
| Cellular Phone Power Amplifier Control | Cordless Phone Audio Front-End |
Use Scenario: Closed-loop feedback for GaAs power amplifier bias control in GSM/EDGE handset PA modules. IC Role / Device Role / Timing Role: Precision comparator-like error amplifier with shutdown for PA enable/disable sequencing. Use Value: ≤3-mV VOS ensures accurate 50-mA PA current regulation; 1.5-μA shutdown current prevents battery drain during standby. |
Use Scenario: Microphone preamplification and speaker driver buffering in DECT 6.0 cordless handsets. IC Role / Device Role / Timing Role: Low-noise mic amp (Channel 1) and rail-to-rail line driver (Channel 2) sharing single 3.3-V supply. Use Value: Output swing within 100 mV of rails delivers full 2.5-Vpp audio to speaker amplifier; 1.22-mA/channel ICC extends talk time. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual RRIO op-amp applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TLV272IDR | No independent shutdown pins; 1.25-mA/channel ICC; 3.6-MHz GBW; 2.5-V/μs slew rate. | Lacks per-channel power gating-requires global shutdown or external FET control for power cycling. | Choose TLV272IDR only if system-level shutdown suffices and bandwidth <4 MHz is acceptable. |
| OPA2314AIDR | Lower 1.8-nA IIB but higher 1.1-mA/channel ICC; 3-MHz GBW; no specified capacitive load drive limit. | Higher quiescent current limits battery life in always-on nodes; unverified stability with 200-pF loads. | Select OPA2314AIDR when ultra-low input bias is critical (e.g., high-Z pH sensors) and shutdown is not required. |
Compared with TLV272IDR and OPA2314AIDR, LMV712IDGSRG4 uniquely combines independent shutdown, 5-MHz bandwidth, and verified 200-pF capacitive load drive-making it optimal for power-constrained, multi-stage analog systems requiring dynamic channel control.
Availability
LMV712IDGSRG4 is available at Aetrix Electronics and suitable for cellular phone front-ends, portable medical sensors, and wireless LAN baseband circuits requiring stable component supply, consistent parametric performance, and long-term production continuity.
Supply support for LMV712IDGSRG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company delivering analog and embedded processing solutions, with leadership in precision analog, power management, and signal chain technologies.
The LMV712IDGSRG4 belongs to TI's low-power, low-noise operational amplifier product line-engineered specifically for battery-operated portable electronics demanding rail-to-rail performance, fast wake-up, and minimal quiescent current.
FAQ
What is the maximum capacitive load the LMV712IDGSRG4 can drive without oscillation?
The LMV712IDGSRG4 is characterized to remain stable with capacitive loads up to 200 pF, as confirmed in the datasheet's Electrical Characteristics tables and Typical Characteristics plots. This capability eliminates the need for external isolation resistors when driving ADC input capacitors or long PCB traces, simplifying layout and preserving signal integrity in high-speed analog signal paths. The LMV712IDGSRG4 achieves this via internal compensation optimized for RRIO operation across its full supply range.
Does the LMV712IDGSRG4 support true rail-to-rail input common-mode range?
Yes, the LMV712IDGSRG4 supports a common-mode input voltage range from VCC– – 0.4 V to VCC+ + 0.4 V, verified across –40°C to 85°C and both 2.7-V and 5-V supplies. This extends 0.4 V beyond each rail, enabling direct interfacing with sensors or DACs that output near-ground or near-VCC signals without external level shifting. The LMV712IDGSRG4 maintains CMRR ≥45 dB across this extended range, ensuring accuracy in precision single-supply designs.
What is the typical turn-on time from shutdown for the LMV712IDGSRG4?
The LMV712IDGSRG4 exhibits a typical turn-on time of 2.2 μs from shutdown to full output response, measured at VCC = 2.7 V. This rapid wake-up enables burst-mode operation in energy-constrained systems such as wearable health monitors, where amplification is activated only during brief measurement windows. The LMV712IDGSRG4 achieves glitch-free ramp-up due to internal bias sequencing, avoiding transient spikes that could corrupt downstream ADC sampling.
How does the shutdown functionality work on the LMV712IDGSRG4?
The LMV712IDGSRG4 provides two independent shutdown pins-1SD (Pin 1) and 2SD (Pin 9)-each controlling one amplifier channel. Driving a shutdown pin below 0.8 V (at 2.7 V supply) disables its respective amplifier, reducing supply current to ≤1.5 μA per channel. The LMV712IDGSRG4's output enters high-impedance state with VO(SD) ≤200 mV, preventing loading of downstream circuitry. Both channels may be controlled separately, supporting asymmetric power management in multi-function analog blocks.
What package type and dimensions does the LMV712IDGSRG4 use?
The LMV712IDGSRG4 uses the MSOP-10 (DGS) package: 3.0 mm × 3.0 mm footprint, 1.0 mm height, with 0.5-mm lead pitch. It is RoHS-compliant with green (Pb-free, Sb/Br-free) construction, CU NIPDAU terminal finish, and JEDEC MSL Level-1 rating for unlimited floor life. The LMV712IDGSRG4's DGS package enables high-density placement in space-constrained portable electronics like smartphones and hearing aids, while maintaining thermal performance via exposed pad variants (not applicable to this G4 suffix variant).
LMV712IDGSRG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- LMV®
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Amplifier Type:
- General Purpose
- Number of Circuits:
- 2
- Output Type:
- Rail-to-Rail
- Slew Rate:
- 5V/µs
- Gain Bandwidth Product:
- 5 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 5.5 pA
- Voltage - Input Offset:
- 400 µV
- Current - Supply:
- 1.17mA (x2 Channels)
- Current - Output / Channel:
- 50 mA
- Voltage - Supply Span (Min):
- 2.7 V
- Voltage - Supply Span (Max):
- 5.5 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-VSSOP
LMV712IDGSRG4 FAQ
1.How can I place an order for LMV712IDGSRG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for LMV712IDGSRG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LMV712IDGSRG4 reliable?
The price and inventory of LMV712IDGSRG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LMV712IDGSRG4 is usually 5 days.
3.What payment methods are accepted for LMV712IDGSRG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LMV712IDGSRG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LMV712IDGSRG4?
LMV712IDGSRG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LMV712IDGSRG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LMV712IDGSRG4?
For technical support, including LMV712IDGSRG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LMV712IDGSRG4 requirements.
6.How does Aetrix verify that LMV712IDGSRG4 is sourced from the original manufacturer or authorized distributors?
All LMV712IDGSRG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LMV712IDGSRG4 meets industry standards.
7.What is the process for return or replacement of LMV712IDGSRG4?
All LMV712IDGSRG4 units undergo pre-shipment inspection (PSI). If there is an issue with LMV712IDGSRG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LMV712IDGSRG4 part is unused and in its original packaging.
Return procedure for LMV712IDGSRG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LMV712IDGSRG4 Tags
-
LM358DT
STMicroelectronics
-
LM358DR
Texas Instruments
-
LM2904DR
Texas Instruments
-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments
-
MCP6006T-E/OT
Microchip Technology
-
MCP6006UT-E/OT
Microchip Technology
-
LM324PWR
Texas Instruments
-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments
-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
