STMicroelectronics LMV822IYDT
- Part No.:
- LMV822IYDT
- Manufacturer:
- STMicroelectronics
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
LMV822IYDT.pdf
- Description:
- IC OPAMP GP 2 CIRCUIT 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,332
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LMV822IYDT from STMicroelectronics is a dual, rail-to-rail output, low-power operational amplifier with shutdown functionality, designed for precision signal conditioning in space-constrained automotive and portable systems. It delivers 5.5 MHz gain bandwidth, 0.8 mV max input offset voltage (at 25°C), 400 µA max supply current per channel at 5 V, and operates across -40°C to +125°C.
For engineers reviewing the LMV822IYDT datasheet, LMV822IYDT pinout, LMV822IYDT application, or LMV822IYDT equivalent, key selection criteria include its shutdown current (50 nA max), rail-to-rail output swing (150 mV from rails into 2 kΩ), input common-mode range extending to VCC− − 0.2 V, and AEC-Q100 Grade 1 qualification for automotive use.
Technical Context
The LMV822IYDT integrates two independent high-accuracy op-amps with complementary metal-oxide-semiconductor (CMOS) input stage, enabling low input bias current (60–120 nA typ) and rail-to-rail output swing. Its shutdown control pin (SHDN) disables both amplifiers simultaneously, reducing total supply current to ≤50 nA at 25°C while placing outputs in high-impedance state.
It features a stable unity-gain compensated architecture with 60° phase margin and supports capacitive loads up to 200 pF without oscillation. The device maintains 70–90 dB CMRR and 70–75 dB PSRR over full temperature and supply range, ensuring robust performance in noisy automotive power domains.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Gain Bandwidth Product | 5.5 MHz - Enables stable closed-loop operation up to ~100 kHz with gain ≥55, suitable for active filtering and sensor signal amplification. |
| Input Offset Voltage (max) | 0.8 mV at 25°C - Reduces DC error in precision instrumentation paths without calibration, e.g., medical front-ends or battery voltage monitors. |
| Supply Current per Channel | 400 µA max at 5 V - Supports multi-channel, always-on sensing in battery-powered ECUs with <1 mA total quiescent draw for dual op-amp function. |
| Shutdown Current | 50 nA max at 25°C - Enables microamp-level system sleep modes; critical for automotive body controllers requiring ISO 26262-compliant low-power states. |
| Rail-to-Rail Output Swing | 150 mV from rails into 2 kΩ - Maximizes dynamic range in single-supply 3.3 V or 5 V systems, preserving >90% of full-scale ADC input range. |
| Operating Temperature Range | -40°C to +125°C - Validated for under-hood automotive locations and industrial edge sensors where ambient thermal stress exceeds consumer-grade limits. |
| Common-Mode Rejection Ratio | 70 dB min (−40°C to +125°C) - Mitigates noise coupling from shared ground returns in motor drive feedback loops or CAN transceiver bias networks. |
Pinout & Package
LMV822IYDT is housed in an SO-8 (Small Outline Integrated Circuit, 8-pin) package with standard dual op-amp pinout and exposed pad for thermal enhancement. Pin 1 is marked by a dot or notch; the exposed pad is electrically connected to VCC− (GND) and must be soldered for optimal thermal performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Inverting Input (Channel A) | Accepts negative feedback or signal inversion; common-mode range extends to VCC− − 0.2 V, enabling ground-referenced sensor inputs. |
| 2 | Non-Inverting Input (Channel A) | Accepts reference or sensor signal; matched input impedance minimizes offset drift due to bias current mismatch. |
| 3 | Output (Channel A) | Delivers rail-to-rail swing; high-impedance during shutdown-prevents loading of downstream circuitry when disabled. |
| 4 | VCC− (GND) | Power return and thermal pad connection point; requires low-inductance PCB tie to system ground plane. |
| 5 | Shutdown (SHDN) | Active-low enable: pulled high (≥VCC− + 0.5 V) for operation; pulled low (≤0.5 V) for shutdown; must not float. |
| 6 | Non-Inverting Input (Channel B) | Independent input for second signal path; identical electrical specs to Channel A for matched dual-channel designs. |
| 7 | Inverting Input (Channel B) | Supports differential or inverting configurations; pin-compatible with industry-standard dual op-amp footprints. |
| 8 | VCC+ | Positive supply rail (2.5–5.5 V); decoupling capacitor (10 nF) required within 2 mm for stability and EMI suppression. |
Key Features
| Feature | Design Value |
|---|---|
| Automotive qualification | AEC-Q100 Grade 1 qualified (−40°C to +125°C), enabling direct use in engine control modules and ADAS sensor interfaces without derating. |
| Shutdown mode | Reduces total supply current to ≤50 nA and places both outputs in high-Z state-enables selective channel disabling in multi-sensor systems. |
| Rail-to-rail output | Swings within 150 mV of VCC+ and VCC− into 2 kΩ, maximizing usable signal range in 3.3 V microcontroller ADC applications. |
| Low input offset drift | 1 µV/°C max over −40°C to +125°C-limits thermal-induced error to <120 µV across full operating range, critical for thermistor or strain gauge amplification. |
| High ESD tolerance | 4 kV HBM (non-SHDN pins), 3.5 kV HBM (SHDN pin)-reduces need for external protection in automotive harness-connected modules. |
Applications
| Automotive Cabin Temperature Sensing | Portable ECG Front-End |
|---|---|
|
Use Scenario: Amplifying low-level thermistor voltage in HVAC control units exposed to under-dash thermal cycling. IC Role / Device Role / Timing Role: Dual-channel precision buffer and gain stage; Channel A conditions thermistor bridge, Channel B buffers reference voltage. Use Value: 0.8 mV offset and 1 µV/°C drift ensure ±0.3°C measurement accuracy over −40°C to +85°C cabin range without software calibration. |
Use Scenario: Biopotential signal amplification in battery-powered wearable ECG monitors with strict power budget. IC Role / Device Role / Timing Role: First-stage instrumentation amplifier input buffer and high-pass filter driver with shutdown during idle periods. Use Value: 400 µA/channel quiescent current and 50 nA shutdown enable >7-day battery life on coin cell; rail-to-rail output drives 12-bit SAR ADC directly. |
| Industrial Battery Voltage Monitor | Automotive LIN Bus Signal Conditioning |
|
Use Scenario: Monitoring 12 V lead-acid battery health in telematics gateways with wide input voltage variation. IC Role / Device Role / Timing Role: Dual op-amp configured as precision resistive divider follower and comparator hysteresis generator. Use Value: 70 dB CMRR rejects alternator ripple noise; extended −40°C to +125°C rating ensures reliability in engine bay mounting locations. |
Use Scenario: Biasing and level-shifting LIN transceiver receive path in door module ECUs with mixed 5 V/12 V supplies. IC Role / Device Role / Timing Role: Dual op-amp used for LIN bus voltage translation (12 V → 3.3 V) and dominant-state detection threshold generation. Use Value: Shutdown capability allows LIN node to enter ultra-low-power sleep (<1 µA system current) while maintaining wake-up readiness via bus activity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual, rail-to-rail, low-power op-amp applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TSV852IST | Lower quiescent current (180 µA max per channel), no shutdown pin, same SO-8 footprint. | Lacks shutdown control; suited for always-on, ultra-low-power sensor nodes where continuous operation is required. | Select when minimizing average current is prioritized over dynamic power gating and shutdown sequencing is unnecessary. |
| LMV822IDT | Same electrical specs but non-automotive grade (−40°C to +105°C), lower ESD rating (2 kV HBM), no AEC-Q100 certification. | Approved for commercial/industrial use only; unsuitable for safety-critical or under-hood automotive deployment. | Select only for cost-sensitive non-automotive applications where extended temperature and automotive qualification are not required. |
Compared with TSV852IST and LMV822IDT, LMV822IYDT uniquely combines AEC-Q100 Grade 1 qualification, integrated shutdown, and 5.5 MHz bandwidth-making it the only option among the three validated for automotive signal chains requiring both functional safety compliance and dynamic power management.
Availability
LMV822IYDT is available at Aetrix Electronics and suitable for automotive signal conditioning, portable medical devices, and industrial battery monitoring requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for LMV822IYDT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader specializing in automotive, industrial, and power management ICs, with manufacturing aligned to IATF 16949 and environmental standards.
The LMV822IYDT belongs to ST's LMV82x series of precision, low-power op-amps engineered specifically for automotive signal acquisition and battery-constrained industrial sensing applications.
FAQ
What is the maximum capacitive load the LMV822IYDT can drive without instability?
The LMV822IYDT is unity-gain stable with capacitive loads up to 200 pF, as verified in Figure 10 and Figure 11 of the datasheet. For loads exceeding 100 pF, a small series resistor (10–50 Ω) between output and load is recommended to maintain ≥45° phase margin across temperature and supply variations.
Can the SHDN pin be driven directly by a 3.3 V GPIO in a 5 V system?
Yes-the SHDN pin logic thresholds are referenced to VCC−: VIH ≥ VCC− + 0.5 V and VIL ≤ 0.5 V. In a 5 V system, a 3.3 V GPIO meets VIH (≥0.5 V) with margin and draws only 10 pA input current, eliminating need for level-shifting.
Is the exposed pad on the SO-8 package electrically connected?
Yes-the exposed pad is internally tied to VCC− (pin 4) and must be soldered to a PCB thermal pad connected to the system ground plane. This reduces thermal resistance by ~30% (RthJA = 125°C/W vs. 175°C/W without pad connection) and improves long-term reliability under thermal cycling.
How does the LMV822IYDT perform in single-supply 3.3 V applications with rail-to-rail input?
While the LMV822IYDT supports rail-to-rail *output*, its input common-mode range extends only to VCC− − 0.2 V and VCC+ − 1 V-not full rail-to-rail input. At 3.3 V supply, inputs operate from −0.2 V to +2.3 V, requiring level-shifting for signals near VCC+.
LMV822IYDT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Amplifier Type:
- General Purpose
- Number of Circuits:
- 2
- Output Type:
- Rail-to-Rail
- Slew Rate:
- 1.9V/µs
- Gain Bandwidth Product:
- 5.5 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 60 nA
- Voltage - Input Offset:
- 3.5 mV
- Current - Supply:
- 300µA (x2 Channels)
- Current - Output / Channel:
- 70 mA
- Voltage - Supply Span (Min):
- 2.5 V
- Voltage - Supply Span (Max):
- 5.5 V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
LMV822IYDT FAQ
1.How can I place an order for LMV822IYDT through Aetrix?
Please submit a Request for Quotation (RFQ) for LMV822IYDT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LMV822IYDT reliable?
The price and inventory of LMV822IYDT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LMV822IYDT is usually 5 days.
3.What payment methods are accepted for LMV822IYDT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LMV822IYDT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LMV822IYDT?
LMV822IYDT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LMV822IYDT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LMV822IYDT?
For technical support, including LMV822IYDT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LMV822IYDT requirements.
6.How does Aetrix verify that LMV822IYDT is sourced from the original manufacturer or authorized distributors?
All LMV822IYDT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LMV822IYDT meets industry standards.
7.What is the process for return or replacement of LMV822IYDT?
All LMV822IYDT units undergo pre-shipment inspection (PSI). If there is an issue with LMV822IYDT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LMV822IYDT part is unused and in its original packaging.
Return procedure for LMV822IYDT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LMV822IYDT Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
