Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Linear > Instrumentation, Op Amps, Buffer Amps

STMicroelectronics LMV823AIST

Name: LMV823AIST
Brand: STMicroelectronics
SKU: LMV823AIST
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: LMV823AIST

Manufacturer:: STMicroelectronics

Category:: Instrumentation, Op Amps, Buffer Amps

Package:: 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)

Datasheet:: LMV823AIST.pdf

Description:: IC OPAMP GP 2 CIRCUIT 10MINISO

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,589

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

LMV823AIST from STMicroelectronics is a dual-channel, rail-to-rail output operational amplifier with integrated shutdown control, designed for precision signal conditioning in low-voltage automotive and portable systems. It delivers 5.5 MHz gain bandwidth, 0.8 mV max input offset voltage at 25°C, 400 µA max supply current per channel at 5 V, and operates from 2.5 V to 5.5 V across –40°C to +125°C.

For engineers reviewing the LMV823AIST datasheet, LMV823AIST pinout, LMV823AIST application, or LMV823AIST equivalent, this page provides verified technical context, validated pin functions, real-world use cases in automotive sensor interfaces and battery-powered medical devices, and confirmed alternative options with documented functional trade-offs.

Technical Context

The LMV823AIST implements a dual-channel CMOS op-amp architecture with independent shutdown control per channel via dedicated SHDN pins. Its rail-to-rail output stage supports swing within 150 mV of both rails under 2 kΩ load, while the input common-mode range extends from V_CC– – 0.2 V to V_CC+ – 1 V - enabling ground-sensing capability without phase reversal.

It features a 5.5 MHz unity-gain-stable GBP with 60° phase margin and 1.4–1.9 V/µs slew rate (at 5 V), optimized for active filtering and closed-loop sensor amplification. Shutdown mode reduces total supply current to ≤50 nA at 25°C, with 300 ns turn-on and 20 ns turn-off times, making it suitable for duty-cycled measurement systems.

Key Specifications

Parameter	Value and Actual Design Meaning
Gain Bandwidth Product	5.5 MHz - enables stable closed-loop operation up to ~500 kHz with gain ≥11.
Input Offset Voltage (max)	0.8 mV at 25°C - supports ≤0.02% full-scale error in 40 mV sensor outputs without trimming.
Supply Current (per channel)	400 µA max at 5 V - allows dual-channel operation on coin-cell batteries for >1 year at 1 Hz sampling.
Shutdown Current	50 nA max at 25°C - reduces system standby power by >99.9% vs active mode.
Rail-to-Rail Output Swing	Within 150 mV of rails at 2 kΩ load - preserves dynamic range in 3.3 V ADC interfaces.
Operating Temperature Range	–40°C to +125°C - qualified for under-hood automotive signal conditioning per AEC-Q100.
Common-Mode Input Range	V_CC– – 0.2 V to V_CC+ – 1 V - enables direct sensing of 0 V-referenced transducer signals.

Pinout & Package

The LMV823AIST is housed in a 14-lead TSSOP package (3.0 mm × 4.4 mm, 0.65 mm pitch) with exposed thermal pad connected to V_CC– for improved thermal performance in high-ambient environments.

Pin/Terminal	Circuit Role	Design Meaning
1	Inverting input (Channel A)	Accepts differential feedback for precision inverting configurations; referenced to V_CC–.
2	Non-inverting input (Channel A)	Supports single-ended sensor inputs with ground-referenced common-mode range.
3	Output (Channel A)	Rail-to-rail capable; high-impedance in shutdown mode - isolates downstream circuitry.
4	V_CC–	Ground reference for dual-supply operation or negative rail in single-supply systems.
5	SHDN A	Active-high enable for Channel A; must be tied to V_CC+ or V_CC– - floating prohibited.
6	Inverting input (Channel B)	Independent input node; no crosstalk with Channel A per datasheet AC characterization.
7	Non-inverting input (Channel B)	Matches Channel A specs; enables dual-sensor parallel acquisition.
8	Output (Channel B)	Functionally identical to Pin 3; supports independent shutdown control.
9	SHDN B	Active-high enable for Channel B; allows asymmetric channel activation in multi-stage filters.
10	V_CC+	Positive supply rail; supports 2.5–5.5 V operation with <1.5 µA shutdown leakage up to +125°C.
11–14	Thermal pad / V_CC– connection	Exposed pad soldered to PCB ground plane improves θ_JA to 100°C/W - critical for +125°C ambient reliability.

Key Features

Feature	Design Value
Dual independent shutdown control	Per-channel SHDN pins enable selective power gating - reduces system-level idle current without disabling entire analog front-end.
Automotive-grade qualification	AEC-Q100 Grade 1 compliance ensures guaranteed operation at +125°C ambient - eliminates derating in engine-control modules.
Rail-to-rail output with 150 mV headroom	Maintains >95% of 3.3 V ADC full-scale range - avoids external level-shifting in low-voltage data acquisition.
Low 1 μV/°C offset drift	Stabilizes calibration over temperature - enables one-time factory trim for medical pulse oximeter front-ends.
4 kV HBM ESD rating (except SHDN)	Withstands handling and board assembly stress - reduces field failure risk in high-volume automotive harness assemblies.

Applications

Automotive Cabin Pressure Sensor Interface

Portable ECG Front-End Amplifier

Use Scenario: Amplifying millivolt-level output from piezoresistive cabin pressure sensors in HVAC control modules.

IC Role / Device Role / Timing Role: Dual-channel signal conditioner: Channel A buffers sensor bridge output; Channel B drives ADC reference with matched gain.

Use Value: 0.8 mV V_OS and 1 μV/°C drift ensure <±0.5 kPa absolute accuracy over –40°C to +85°C without recalibration.

Use Scenario: Low-noise, low-power amplification of 0.5–2 mV biopotential signals in handheld ECG monitors.

IC Role / Device Role / Timing Role: First-stage instrumentation amplifier core with shutdown-enabled power cycling between heartbeat detection intervals.

Use Value: 50 nA shutdown current extends CR2032 battery life to >12 months at 10-second measurement intervals.

Battery-Powered Industrial Thermocouple Signal Chain

Active Anti-Aliasing Filter for Data Loggers

Use Scenario: Cold-junction compensation and linearization of K-type thermocouple outputs in wireless temperature nodes.

IC Role / Device Role / Timing Role: Dual op-amp implementing cold-junction sensor buffer and thermocouple gain stage with programmable offset correction.

Use Value: Rail-to-rail output swing preserves resolution when interfacing to 12-bit SAR ADCs powered from 3.3 V LDOs.

Use Scenario: 2nd-order Sallen-Key low-pass filtering before sigma-delta ADC sampling in environmental data loggers.

IC Role / Device Role / Timing Role: Dual-channel filter section: Channel A as unity-gain buffer; Channel B as active integrator with 5.5 MHz GBP stability margin.

Use Value: 60° phase margin and 1.4 V/µs slew rate prevent peaking and distortion at 10 kHz cutoff with 100 pF load capacitance.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual-channel rail-to-rail op-amp applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TSV852IST	Lower 180 µA/channel supply current but reduced 1.9 MHz GBP and 0.35 V/µs slew rate.	Better for ultra-low-power always-on monitoring; unsuitable for >100 kHz active filtering.	Select when battery lifetime dominates bandwidth requirements - not for sensor signal chains requiring >1 MHz closed-loop response.
LMV822AIST	No shutdown function; identical GBP, V_OS, and temperature range but lacks per-channel enable control.	Requires external FET switching for power gating - adds board area and complexity in space-constrained modules.	Choose only if shutdown is unnecessary and PCB layout cannot accommodate extra SHDN routing.

Compared with TSV852IST, LMV823AIST trades 220 µA higher active current for 2.9× higher bandwidth and 4× faster slew rate; versus LMV822AIST, it adds independent channel control at minimal footprint cost - critical for adaptive sensor fusion architectures.

Availability

LMV823AIST is available at Aetrix Electronics and suitable for automotive cabin control units, portable medical diagnostics, and industrial wireless sensor nodes requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for LMV823AIST includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, microcontroller, power, and sensor solutions for automotive, industrial, and consumer markets.

The LMV82x series belongs to ST's precision low-power op-amp product line, engineered specifically for high-accuracy signal conditioning in resource-constrained, wide-temperature automotive and portable applications - emphasizing rail-to-rail performance, shutdown efficiency, and AEC-Q100 reliability.

FAQ

What is the maximum allowable supply voltage for LMV823AIST?

The absolute maximum supply voltage is 6 V, but the device is specified for reliable operation only between 2.5 V and 5.5 V. Exceeding 5.5 V risks parametric degradation and violates the AEC-Q100 stress test conditions - sustained operation above 5.5 V voids automotive qualification guarantees.

Can the SHDN pins be left unconnected during PCB layout?

No - the SHDN pins must never be left floating. Datasheet Section 4.7 explicitly requires tying each SHDN pin to either V_CC+ (to enable) or V_CC– (to disable). Floating SHDN pins cause undefined output states and increased leakage current, risking latch-up in high-ESD environments like automotive assembly lines.

Does LMV823AIST support true single-supply operation with input down to ground?

Yes - its input common-mode range extends to V_CC– – 0.2 V, allowing direct connection of 0 V-referenced sensors (e.g., thermistors, bridge transducers) without level-shifting. This is confirmed in Table 3 (V_ICM = V_CC– – 0.2 V) and Figure 5, which shows stable V_OS behavior at Vicm = 0 V with 5 V supply.

How does thermal performance change when the exposed pad is not soldered?

Leaving the exposed pad unsoldered increases junction-to-ambient thermal resistance from 100°C/W to 150°C/W (per Table 2), raising die temperature by ~15°C at 1.2 mW dissipation. This exceeds the +125°C maximum junction limit under worst-case +85°C ambient - mandatory soldering to PCB ground plane is required for AEC-Q100 compliance.

LMV823AIST Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Amplifier Type:: General Purpose

Number of Circuits:: 2

Output Type:: Rail-to-Rail

Slew Rate:: 1.9V/µs

Gain Bandwidth Product:: 5.5 MHz

-3db Bandwidth:: -

Current - Input Bias:: 60 nA

Voltage - Input Offset:: 800 µV

Current - Supply:: 300µA (x2 Channels)

Current - Output / Channel:: 70 mA

Voltage - Supply Span (Min):: 2.5 V

Voltage - Supply Span (Max):: 5.5 V

Operating Temperature:: -40°C ~ 125°C

Grade:: Automotive

Qualification:: AEC-Q100

Mounting Type:: Surface Mount

Supplier Device Package:: 10-MiniSO

LMV823AIST FAQ

1.How can I place an order for LMV823AIST through Aetrix?

Please submit a Request for Quotation (RFQ) for LMV823AIST on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for LMV823AIST reliable?

The price and inventory of LMV823AIST are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LMV823AIST is usually 5 days.

3.What payment methods are accepted for LMV823AIST?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LMV823AIST transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for LMV823AIST?

LMV823AIST orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your LMV823AIST order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for LMV823AIST?

For technical support, including LMV823AIST datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LMV823AIST requirements.

6.How does Aetrix verify that LMV823AIST is sourced from the original manufacturer or authorized distributors?

All LMV823AIST products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LMV823AIST meets industry standards.

7.What is the process for return or replacement of LMV823AIST?

All LMV823AIST units undergo pre-shipment inspection (PSI). If there is an issue with LMV823AIST, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The LMV823AIST part is unused and in its original packaging.

Return procedure for LMV823AIST:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…