Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Linear > Instrumentation, Op Amps, Buffer Amps

STMicroelectronics LMV823IST

Name: LMV823IST
Brand: STMicroelectronics
SKU: LMV823IST
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: LMV823IST

Manufacturer:: STMicroelectronics

Category:: Instrumentation, Op Amps, Buffer Amps

Package:: 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)

Datasheet:: LMV823IST.pdf

Description:: IC OPAMP GP 2 CIRCUIT 10MINISO

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,848

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

LMV823IST from STMicroelectronics is a dual-channel, rail-to-rail output operational amplifier with integrated shutdown control, designed for precision signal conditioning in low-voltage, power-constrained systems. It delivers 5.5 MHz gain bandwidth, 0.8 mV max input offset voltage (at 25°C), 400 µA max supply current per channel at 5 V, and operates from 2.5 V to 5.5 V across –40°C to +125°C - enabling use in automotive sensor front-ends and portable medical monitors.

For engineers reviewing the LMV823IST datasheet, LMV823IST pinout, LMV823IST application, or LMV823IST equivalent, key selection criteria include shutdown current (≤50 nA), rail-to-rail output swing (≤150 mV from rails at 2 kΩ), input common-mode range extending to V_CC– –0.2 V, and guaranteed performance over extended temperature without calibration.

Technical Context

The LMV823IST implements a dual-channel CMOS op-amp architecture with independent shutdown control per amplifier, supporting fast turn-on (300 ns) and turn-off (20 ns) transitions. Its input stage features ground-sensing capability (V_ICM = V_CC– –0.2 V to V_CC+ –1 V) and low input bias current (60–120 nA typ), while the rail-to-rail output stage sustains ±26 mA drive at 2.7 V and ±43 mA at 5 V.

It achieves 60° phase margin with 40 pF load and maintains stability across CL = 20–200 pF in unity-gain follower configuration. The device uses internal compensation optimized for 5.5 MHz GBP and 1.4–1.9 V/µs slew rate (5 V), with THD+N < 0.001% at 1 kHz and 3 V_PP output into 100 kΩ.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage Range	2.5 V to 5.5 V - supports single-cell Li-ion and dual-cell alkaline battery operation without level-shifting.
Gain Bandwidth Product	5.5 MHz - enables stable closed-loop gain ≥10 at 500 kHz for active filter and sensor amplification.
Input Offset Voltage	0.8 mV max (25°C), 2 mV max (–40°C to +125°C) - reduces DC error in precision transducer interfaces without trimming.
Shutdown Current	50 nA max (25°C), 1.5 µA max (–40°C to +125°C) - extends battery life in intermittent-sampling systems like portable ECG.
Rail-to-Rail Output Swing	≤150 mV from rails (2 kΩ load) - maximizes dynamic range in 3.3 V ADC-driven signal chains.
Common-Mode Rejection	72 dB min (25°C), 70 dB min (–40°C to +125°C) - suppresses noise in differential sensor bridges and motor current sensing.
ESD Rating	HBM: 4 kV (all pins except SHDN), 3.5 kV (SHDN pin) - meets automotive module-level robustness requirements.

Pinout & Package

TSSOP-8 package (3.0 mm × 4.4 mm, 0.65 mm pitch) with exposed thermal pad (connected to V_CC– for optimal thermal performance).

Pin	Circuit Role	Design Meaning
1	Inverting Input (A)	Differential input node for Channel A; accepts common-mode voltage down to V_CC– –0.2 V.
2	Non-inverting Input (A)	Differential input node for Channel A; supports rail-to-rail input common-mode range.
3	Output (A)	Class-AB rail-to-rail output capable of sourcing/sinking ≥26 mA (2.7 V) or ≥43 mA (5 V).
4	V_CC–	Negative supply rail; connects to system ground or negative bias; thermal pad tied here.
5	V_CC+	Positive supply rail (2.5–5.5 V); requires local 10 nF decoupling per datasheet Section 4.5.
6	Shutdown (B)	Active-low enable for Channel B; logic low (≤0.5 V) disables amplifier and reduces ICC to ≤50 nA.
7	Non-inverting Input (B)	Differential input node for Channel B; identical specs to Pin 2.
8	Inverting Input (B)	Differential input node for Channel B; identical specs to Pin 1.

Key Features

Feature	Design Value
Low-power shutdown mode	Reduces total quiescent current to ≤50 nA per channel, enabling microampere-level system sleep states.
Rail-to-rail output swing	Delivers full 3.3 V or 5 V output range into 2 kΩ loads, preserving SNR in low-voltage data acquisition.
Extended temperature operation	Guaranteed electrical performance from –40°C to +125°C - qualified for under-hood automotive applications.
High ESD immunity	4 kV HBM on all pins (except SHDN) ensures reliability during PCB handling and end-equipment integration.
Enhanced AC accuracy	5.5 MHz GBP with 60° phase margin supports stable 10× gain at 500 kHz for anti-aliasing filters and sensor amplifiers.

Applications

Automotive Cabin Sensor Interface

Portable ECG Front-End

Use Scenario: Amplifying low-level thermistor and pressure sensor outputs in HVAC control modules.

IC Role / Device Role / Timing Role: Dual-channel signal conditioner with independent shutdown - Channel A processes cabin temp, Channel B handles duct pressure.

Use Value: 0.8 mV offset and 72 dB CMRR minimize calibration drift across –40°C to +85°C ambient; shutdown cuts standby current to <100 nA.

Use Scenario: Buffering and filtering biopotential signals from dry electrodes in handheld ECG devices.

IC Role / Device Role / Timing Role: Dual op-amp configured as high-Z buffer + 2nd-order Sallen-Key filter; shutdown disables unused channel during idle.

Use Value: Rail-to-rail output preserves 3 V ADC full-scale range; 5.5 MHz GBP enables clean 150 Hz cutoff; 0.001% THD+N ensures diagnostic-grade waveform fidelity.

Battery-Powered Industrial Data Logger

Smart Home Motion Detector Signal Chain

Use Scenario: Conditioning analog outputs from MEMS accelerometers and humidity sensors in remote monitoring nodes.

IC Role / Device Role / Timing Role: Dual amplifier: one for sensor gain/level-shift, one for reference buffering; both enter shutdown between 10-second sampling intervals.

Use Value: 400 µA/channel active current and 50 nA shutdown current extend CR2032 battery life to >2 years at 10 s/sample duty cycle.

Use Scenario: Amplifying weak PIR sensor outputs and driving comparators in occupancy-sensing wall switches.

IC Role / Device Role / Timing Role: First-stage low-noise amplifier (Channel A) and second-stage gain stage (Channel B) with shutdown during motion-inactive periods.

Use Value: 16 nV/√Hz input noise at 1 kHz preserves signal integrity from µV-level PIR outputs; 1.4 V/µs slew rate prevents distortion during rapid IR transients.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual operational amplifier with shutdown applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TSV852IST	Lower supply current (180 µA max vs. 400 µA), reduced GBP (1.3 MHz), no shutdown function.	Suitable only for always-on ultra-low-power apps; cannot replace LMV823IST where channel-level shutdown is required.	Select when continuous operation dominates and power budget is tighter than speed or feature requirements.
LMV823IDT	Same electrical specs, but SO-8 package (4.9 × 6.0 mm) instead of TSSOP-8 - larger footprint, higher R_thJA (125°C/W vs. 100°C/W).	Preferred for manual assembly or legacy board layouts; less suitable for space-constrained automotive modules.	Choose for compatibility with existing SO-8 footprints or where thermal derating margin exceeds 25°C/W requirement.

Compared with TSV852IST, LMV823IST trades 220 µA higher active current for 4.2× higher bandwidth and critical shutdown control; versus LMV823IDT, it offers 25% smaller area and 25% better thermal resistance - making it optimal for compact, thermally demanding automotive and portable designs.

Availability

LMV823IST is available at Aetrix Electronics and suitable for automotive cabin electronics, portable medical instrumentation, and industrial battery-powered data loggers requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for LMV823IST includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, microcontroller, power, and sensor solutions for automotive, industrial, and consumer markets.

The LMV82x series belongs to ST's precision low-voltage op-amp product line, engineered specifically for rail-to-rail performance, extended temperature operation, and shutdown capability in harsh-environment signal conditioning applications.

FAQ

What is the maximum allowable load capacitance for stable operation of LMV823IST?

The LMV823IST maintains stability with capacitive loads up to 200 pF in unity-gain follower configuration, as verified in Figure 13 of the datasheet. For loads >40 pF, phase margin remains ≥60° at 25°C; however, output current capability degrades above 100 pF under heavy load, so layout decoupling and feedback network design must follow Section 4.5 guidelines.

Can the shutdown pin be left unconnected or pulled through a resistor?

No - the SHDN pin must never be left floating. Per Section 4.7, it must be actively driven to V_CC+ (logic high, ≥V_CC– + 0.5 V) to enable or to V_CC– (logic low, ≤0.5 V) to disable. Pull-up/pull-down resistors are acceptable if values ensure VIH/VIL thresholds are met across temperature and supply variation; 10 kΩ is typical for robust noise immunity.

Does LMV823IST support true rail-to-rail input operation?

No - it supports rail-to-rail *output* swing but not rail-to-rail *input*. The input common-mode range extends from V_CC– –0.2 V to V_CC+ –1 V (Table 3), meaning the non-inverting input can accept signals down to 0.2 V below ground but cannot reach V_CC+ without phase reversal or increased offset error.

How does the LMV823IST compare to LMV358 in terms of bandwidth and power efficiency?

LMV823IST provides 5.5 MHz GBP and 400 µA/channel supply current, whereas LMV358 offers only 1 MHz GBP and 130 µA/channel. Thus, LMV823IST delivers >5× higher bandwidth at ~3× higher quiescent current - a deliberate trade-off for applications needing faster settling, higher closed-loop gain, or improved AC accuracy without sacrificing shutdown capability.

LMV823IST Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Amplifier Type:: General Purpose

Number of Circuits:: 2

Output Type:: Rail-to-Rail

Slew Rate:: 1.9V/µs

Gain Bandwidth Product:: 5.5 MHz

-3db Bandwidth:: -

Current - Input Bias:: 60 nA

Voltage - Input Offset:: 3.5 mV

Current - Supply:: 300µA (x2 Channels)

Current - Output / Channel:: 70 mA

Voltage - Supply Span (Min):: 2.5 V

Voltage - Supply Span (Max):: 5.5 V

Operating Temperature:: -40°C ~ 125°C

Grade:: Automotive

Qualification:: AEC-Q100

Mounting Type:: Surface Mount

Supplier Device Package:: 10-MiniSO

LMV823IST FAQ

1.How can I place an order for LMV823IST through Aetrix?

Please submit a Request for Quotation (RFQ) for LMV823IST on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for LMV823IST reliable?

The price and inventory of LMV823IST are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LMV823IST is usually 5 days.

3.What payment methods are accepted for LMV823IST?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LMV823IST transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for LMV823IST?

LMV823IST orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your LMV823IST order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for LMV823IST?

For technical support, including LMV823IST datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LMV823IST requirements.

6.How does Aetrix verify that LMV823IST is sourced from the original manufacturer or authorized distributors?

All LMV823IST products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LMV823IST meets industry standards.

7.What is the process for return or replacement of LMV823IST?

All LMV823IST units undergo pre-shipment inspection (PSI). If there is an issue with LMV823IST, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The LMV823IST part is unused and in its original packaging.

Return procedure for LMV823IST:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…