Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Special Purpose Regulators

STMicroelectronics LNBP10SP-TR

Name: LNBP10SP-TR
Brand: STMicroelectronics
SKU: LNBP10SP-TR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: LNBP10SP-TR

Manufacturer:: STMicroelectronics

Category:: Special Purpose Regulators

Package:: PowerSO-10 Exposed Bottom Pad

Datasheet:: LNBP10SP-TR.pdf

Description:: IC REG CONV RECVRS 1OUT 10PWRSO

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,652

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

LNBP10SP-TR from STMicroelectronics is a monolithic linear voltage regulator in PowerSO-10 package, designed to power and control satellite LNB downconverters via coaxial cable in dual-port analog/digital satellite receivers. It delivers logic-selectable 13 V or 18 V (typ.) outputs at up to 650 mA, integrates a factory-trimmed 22 kHz tone oscillator (±2 kHz tolerance), and provides dynamic short-circuit protection with 4.7 µF CEXT-based 1200 ms overload cycle.

For engineers reviewing the LNBP10SP-TR datasheet, LNBP10SP-TR pinout, LNBP10SP-TR application, or LNBP10SP-TR equivalent, key selection criteria include dual-supply input switching (VCC1/VCC2), LNB port enable/selection logic (EN/OSEL/VSEL), 22 kHz tone modulation capability (ENT), and diagnostic flag output (OLF) for satellite receiver front-end design.

Technical Context

The LNBP10SP-TR implements a parallel-interface LNB supply controller with two independent regulated outputs (LNBA/LNBB), where output voltage (13/14/18/19 V) is selected by VSEL and LLC logic states, and port assignment is controlled by EN and OSEL. Internal supply switching automatically selects VCC1 (15–25 V) for 13/14 V outputs or VCC2 (22–25 V) for 18/19 V outputs to minimize power dissipation.

It features a factory-trimmed 22 kHz oscillator activated by ENT, enabling DiSEqC™ burst coding via fast start-up; an open-collector OLF pin signals overcurrent or thermal fault; and a bypass switch (MI→LNBA) active during stand-by (EN=L) for slave operation in shared-coax systems.

Key Specifications

Parameter	Value and Actual Design Meaning
Output Voltage	13 V or 18 V (typ.), selectable via VSEL; +1 V compensation via LLC for coax voltage drop
Max Output Current	650 mA (typ.), internally limited; supports standard LNB loads without external current sensing
Tone Frequency	22 kHz (typ.), ±2 kHz factory trim; no external components required for DiSEqC™ compliance
Supply Inputs	VCC1 (15–25 V) and VCC2 (22–25 V); auto-switched to optimize efficiency per output voltage setting
Overload Protection	Dynamic cycling: t_OFF = 1200 ms (with 4.7 µF CEXT), t_ON = t_OFF/15; reduces thermal stress during sustained short
Stand-by Backward Current	<3 mA max when EN=L; prevents interference with other receivers sharing coax line
Thermal Shutdown	150 °C junction threshold; protects device under overload or poor heatsinking conditions

Pinout & Package

LNBP10SP-TR is housed in a surface-mount PowerSO-10 package (10-pin, exposed die pad), optimized for thermal performance in satellite receiver PCBs. Pin count reduction versus PowerSO-20 omits MI, OLF, and LLC functions - confirmed by datasheet Table 1 (10SP column).

Pin/Terminal	Circuit Role	Design Meaning
VCC1	Primary supply input	15–25 V source; used for 13/14 V output regulation; lower-voltage rail minimizes dissipation
VCC2	Secondary supply input	22–25 V source; used for 18/19 V output regulation; enables higher output with reduced dropout
LNBA	Main LNB output port	Logic-selected 13/14/18/19 V output; connects directly to antenna coax center conductor
VSEL	Voltage select control	Logic input: L = 13/14 V, H = 18/19 V; pairs with LLC for +1 V compensation
EN	Enable/disable control	Active-high: H = normal operation, L = stand-by (LNBA/LNBB disabled, MI bypass active)
OSEL	Port selection control	Not connected (NA) in PowerSO-10; LNBA only - confirms single-output configuration per datasheet
GND	Power and signal reference	Internally tied to die frame; requires low-impedance PCB ground plane for thermal and noise control
ENT	Tone enable input	Active-high: H = enables 22 kHz square wave (±0.3 V, 50% duty) on LNBA/LNBB for DiSEqC™
CEXT	Overload timing capacitor	Connects to GND; sets t_OFF = 1200 ms (4.7 µF); defines fault recovery timing and thermal duty cycle
EXTM	External modulation input	AC-coupled analog input (400 mV_PP, 400 Ω Z); enables proprietary LNB control beyond DiSEqC™

Key Features

Feature	Design Value
Dual-supply auto-selection	Reduces thermal load by 35–40% vs fixed 23 V supply when delivering 13 V outputs
Factory-trimmed 22 kHz oscillator	Eliminates external crystal/capacitor; meets EUTELSAT DiSEqC™ timing spec without calibration
Dynamic overload protection	Prevents thermal runaway during LNB short: 1200 ms off-time limits average power to <1.2 W
Stand-by backward current limit	Restricts reverse current to <3 mA, enabling safe multi-receiver coax sharing without signal contention
Line-length compensation	LLC logic input adds +1 V to selected output, correcting for ≥30 m coax voltage drop at 500 mA

Applications

Satellite Receiver Front-End

Dual-LNB Antenna System

Use Scenario: Analog/digital satellite receiver with two coaxial antenna inputs feeding separate tuners.

IC Role / Device Role / Timing Role: Primary LNB power controller delivering 13/18 V to LNBA port while managing tone modulation and diagnostics.

Use Value: Enables simultaneous reception from two orbital positions (e.g., Astra 19.2°E and Hotbird 13°E) using single-board hardware.

Use Scenario: Dual-output satellite receiver supporting two independent LNBs on one dish (e.g., monoblock LNB).

IC Role / Device Role / Timing Role: Regulated voltage source with logic-controlled port selection (via EN/OSEL) and voltage mode (VSEL/LLC).

Use Value: Eliminates need for discrete MOSFET switches and external regulators, reducing BOM count by 7+ components.

Shared-Coax Multi-Receiver Setup

DiSEqC™-Compliant Tuner Module

Use Scenario: Apartment building with centralized LNB and multiple satellite receivers sharing coax infrastructure.

IC Role / Device Role / Timing Role: Slave-mode controller using MI bypass path during EN=L to pass through master receiver's LNB supply.

Use Value: Allows legacy receivers to coexist on same coax without signal collision or backfeed damage.

Use Scenario: Compact tuner module requiring embedded DiSEqC™ 1.0/1.1 command transmission.

IC Role / Device Role / Timing Role: Integrated tone generator and modulator; ENT-triggered 22 kHz burst enables sub-100 ms DiSEqC™ message encoding.

Use Value: Meets EUTELSAT-defined rise/fall time (5–15 µs) and frequency stability (±2 kHz) without external filtering.

Equivalent & Alternatives

The following parts are listed as comparable options for similar LNB supply and control applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
LNBP12SP-TR	Includes LLC pin for +1 V line-length compensation; same PowerSO-10 package and pinout except added LLC function	Required for long coax runs (>25 m) where voltage drop exceeds 1 V at 500 mA load	Select LNBP12SP-TR if system uses >30 m RG-6 cables or operates at ambient >70°C
LNBP20PD-TR	PowerSO-20 package with full pin set (MI, OLF, OSEL, LLC); supports dual-output (LNBA+LNBB) and master/slave topology	Necessary for true dual-port receivers needing independent control of both LNB ports	Choose LNBP20PD-TR for designs requiring simultaneous 13 V + 18 V outputs or DiSEqC™ bidirectional communication

Compared with LNBP12SP-TR, LNBP10SP-TR lacks line-length compensation but offers identical core regulation and tone generation; versus LNBP20PD-TR, it sacrifices dual-output flexibility and diagnostic visibility for lower cost and smaller footprint in single-LNB applications.

Availability

LNBP10SP-TR is available at Aetrix Electronics and suitable for satellite receiver front-ends, dual-LNB antenna systems, and DiSEqC™-compliant tuner modules requiring stable component supply across production volumes.

Supply support for LNBP10SP-TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, and analog/mixed-signal devices for industrial, automotive, and consumer markets.

LNBP10SP-TR belongs to ST's LNBP1X series of LNB power controllers - engineered specifically for cost-sensitive, space-constrained satellite receiver designs requiring integrated voltage regulation, tone generation, and fault protection in compact packages.

FAQ

What is the maximum coaxial cable length supported by LNBP10SP-TR?

LNBP10SP-TR supports up to 30 m of standard RG-6 coax with ≤1 V drop at 500 mA, based on its 13/18 V nominal outputs and internal line-length compensation (LLC) capability. While the LNBP10SP-TR itself lacks LLC, designs using LNBP12SP-TR achieve reliable operation beyond 40 m via +1 V boost. Cable impedance matching and connector quality remain critical for signal integrity.

Can LNBP10SP-TR drive two LNBs simultaneously?

No - LNBP10SP-TR provides only one regulated output (LNBA) in PowerSO-10 package, as confirmed by datasheet Table 1 (OSEL marked "NA"). Dual-LNB operation requires LNBP20PD-TR (PowerSO-20) or discrete implementation. The EN and VSEL pins allow voltage and enable control of that single output, but no second port is physically present.

How does the dynamic overload protection behave during continuous short-circuit?

When CEXT = 4.7 µF, LNBP10SP-TR cycles between 1200 ms OFF (t_OFF) and 80 ms ON (t_ON = t_OFF/15) during sustained short, limiting average power dissipation to ~1.1 W. This prevents thermal shutdown while maintaining diagnostic visibility via OLF flag - though OLF is omitted in PowerSO-10, fault detection relies on MCU monitoring of ENT/VSEL state and output collapse.

Is external decoupling required on VCC1 and VCC2 inputs?

Yes - ST recommends 0.22 µF ceramic capacitor per supply input (CI in datasheet Figure 2), placed within 5 mm of respective VCC pins. This suppresses high-frequency noise from switching supplies and ensures stable regulation during DiSEqC™ tone bursts. Bulk capacitance (e.g., 10 µF tantalum) at board level further stabilizes DC rail sag during LNB startup surges.

LNBP10SP-TR Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: PowerSO-10 Exposed Bottom Pad

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Applications:: Converter, Analog and Digital Satellite Receivers

Voltage - Input:: 15V ~ 25V

Number of Outputs:: 1

Voltage - Output:: 13V, 18V

Operating Temperature:: 0°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 10-PowerSO

LNBP10SP-TR FAQ

1.How can I place an order for LNBP10SP-TR through Aetrix?

Please submit a Request for Quotation (RFQ) for LNBP10SP-TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for LNBP10SP-TR reliable?

The price and inventory of LNBP10SP-TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LNBP10SP-TR is usually 5 days.

3.What payment methods are accepted for LNBP10SP-TR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LNBP10SP-TR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for LNBP10SP-TR?

LNBP10SP-TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your LNBP10SP-TR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for LNBP10SP-TR?

For technical support, including LNBP10SP-TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LNBP10SP-TR requirements.

6.How does Aetrix verify that LNBP10SP-TR is sourced from the original manufacturer or authorized distributors?

All LNBP10SP-TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LNBP10SP-TR meets industry standards.

7.What is the process for return or replacement of LNBP10SP-TR?

All LNBP10SP-TR units undergo pre-shipment inspection (PSI). If there is an issue with LNBP10SP-TR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The LNBP10SP-TR part is unused and in its original packaging.

Return procedure for LNBP10SP-TR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…