STMicroelectronics LNBP13SP-TR
- Part No.:
- LNBP13SP-TR
- Manufacturer:
- STMicroelectronics
- Category:
- Special Purpose Regulators
- Package:
- PowerSO-10 Exposed Bottom Pad
- Datasheet:
-
LNBP13SP-TR.pdf
- Description:
- IC REG CONV RECVRS 1OUT 10PWRSO
- Quantity:
- Payment:

- Shipping:

Inventory:4,572
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LNBP13SP-TR from STMicroelectronics is a monolithic linear voltage regulator in PowerSO-10 package, designed to supply and control LNB downconverters via coaxial cable in dual-port satellite receivers. It delivers 13 V (typ.) or 14 V (typ.) output at up to 650 mA, features factory-trimmed 22 kHz tone generation (±2 kHz tolerance), dynamic overload protection with 4.7 µF CEXT timing, and backward current limiting to 3 mA in stand-by mode. Used in analog/digital satellite set-top boxes requiring remote LNB powering and DiSEqC™ encoding.
For engineers reviewing the LNBP13SP-TR datasheet, LNBP13SP-TR pinout, LNBP13SP-TR application, or LNBP13SP-TR equivalent, key selection criteria include dual-voltage output logic control (VSEL/LLC), integrated tone oscillator start-up time for burst coding, thermal shutdown at 150 °C, bypass switch functionality for slave operation, and line-length compensation capability.
Technical Context
The LNBP13SP-TR implements a dual-input linear regulator architecture with automatic VCC1/VCC2 selection: VCC1 (15–25 V) powers 13/14 V outputs, while VCC2 (22–25 V) supports higher-output configurations. Its internal 22 kHz oscillator enables DiSEqC™ burst signaling via ENT pin control, with fast start-up facilitating precise tone gating.
Overload protection operates dynamically using an external capacitor on CEXT to set off-time (1100 ms typ. with 4.7 µF); OLF provides open-collector diagnostic flagging. The device integrates back-current protection (0.2–3 mA max) when EN is low, and supports master/slave topology via MI-to-LNBA bypass switch (0.35–0.6 V drop at 300 mA).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | 13 V (typ.) or 14 V (typ.) selectable via VSEL/LLC logic inputs - enables standard LNB biasing and coaxial voltage-drop compensation. |
| Max Output Current | 650 mA (typ.) - sufficient to drive high-capacitance LNB loads without external boost circuitry. |
| Tone Frequency | 22 kHz ±2 kHz (factory trimmed) - meets DiSEqC™ 1.x specification without calibration components. |
| Dynamic Overload Off-Time | 1100 ms (typ., CEXT = 4.7 µF) - limits power dissipation during sustained short-circuit events. |
| Backward Current Limit | 3 mA (max, EN = LOW) - prevents reverse feed from shared coaxial lines in multi-receiver installations. |
| Thermal Shutdown | 150 °C junction temperature - protects die integrity under sustained overload or poor heatsinking. |
| Supply Input Range | VCC1: 15–25 V; VCC2: 22–25 V - allows optimized efficiency by selecting lowest viable input rail per output voltage. |
Pinout & Package
LNBP13SP-TR is housed in a surface-mount PowerSO-10 package (9.4–9.6 mm × 13.8–14.4 mm × 3.7 mm height), featuring exposed die pad for thermal conduction and ECOPACK® lead-free finish.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1 (VCC1) | Primary supply input | 15–25 V rail used when 13/14 V output selected; lower voltage minimizes dissipation. |
| 2 (VCC2) | Secondary supply input | 22–25 V rail automatically engaged for higher output voltages; supports single-rail 23 V operation. |
| 3 (LNBA) | Main LNB output port | Delivers regulated 13/14 V to antenna port A; routed from MI pin in stand-by mode via internal bypass switch. |
| 4 (VSEL) | Voltage selection control | Logic input determining base output: LOW = 13 V, HIGH = 18 V - LLC modifies this by +1 V. |
| 5 (EN) | Enable/disable control | Active-HIGH logic enabling both outputs; LOW disables outputs and activates <3 mA backward current limit. |
| 7 (OSEL) | Port selection control | Not connected (NA) in PowerSO-10 variant - LNBB output disabled; only LNBA active. |
| 8 (CEXT) | Overload timing node | Connects external capacitor (e.g., 4.7 µF) to set dynamic protection cycle duration (toff ≈ 1100 ms). |
| 9 (ENT) | Tone enable input | Active-HIGH control of internal 22 kHz oscillator; enables DiSEqC™ tone modulation without external crystal. |
| 10 (GND) | Power and signal reference | Internally bonded to die frame; requires low-impedance PCB ground plane for thermal and noise performance. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-supply input selection | Automatically switches between VCC1 and VCC2 based on VSEL/LLC state - reduces thermal stress by ~30% vs fixed-rail designs. |
| Factory-trimmed 22 kHz oscillator | ±2 kHz accuracy at 22 kHz - eliminates need for external tuning components and board-level calibration. |
| Dynamic overload protection | Self-resetting cycle (toff/ton ≈ 15:1) with user-defined timing - sustains operation during intermittent shorts without latch-up. |
| Master-slave bypass switch | MI-to-LNBA electronic switch (0.35–0.6 V drop) activated when EN = LOW - enables shared coaxial infrastructure in multi-receiver systems. |
| Line-length compensation | +1 V output offset via LLC pin - corrects coaxial voltage drop up to ~30 m RG-6 cable at 500 mA load. |
Applications
| Satellite Set-Top Box (Dual-Port) | Single-Dish Multi-Receiver System |
|---|---|
Use Scenario: Dual-LNB satellite receiver with independent antenna ports for simultaneous reception of horizontal/vertical polarizations or multiple orbital positions. IC Role / Device Role / Timing Role: Primary LNB power controller delivering 13/14 V to LNBA port, generating 22 kHz tone for DiSEqC™ switching, and managing port enable/disable sequencing. Use Value: Eliminates need for discrete regulators, oscillators, and protection circuits - reduces BOM count by ≥7 components and PCB area by >25%. | Use Scenario: Single-dish installation serving two receivers sharing one coaxial cable, where one unit acts as master and the other as slave. IC Role / Device Role / Timing Role: Slave-side LNBP providing stand-by isolation and MI-synchronized powering, with EN-controlled backward current limiting. Use Value: Enables seamless coexistence on shared cabling without signal contention or cross-powering - supports legacy DiSEqC™ 1.0/1.1 topologies. |
| LNB Power Management Module | DiSEqC™-Compliant Tuner Board |
Use Scenario: Compact tuner module integrating LNB interface, IF conditioning, and microcontroller I/O expansion for OEM satellite platforms. IC Role / Device Role / Timing Role: Centralized LNB supply IC with EXTM analog modulation input supporting future protocol extensions beyond DiSEqC™. Use Value: Provides extensibility via AC-coupled EXTM pin (400 mVPP, 400 Ω input impedance) - accommodates proprietary remote control schemes without hardware redesign. | Use Scenario: Production tuner board requiring certified DiSEqC™ 1.x compliance with minimal external components and robust ESD immunity. IC Role / Device Role / Timing Role: Tone generator and voltage regulator with 5 µs tone rise/fall time and built-in overtemperature protection (150 °C threshold). Use Value: Meets ETSI EN 300 468 timing requirements for DiSEqC™ burst signaling - ensures interoperability with all major LNB vendors. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LNB supply and control applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LNBP12SP-TR | Fixed 13 V output (no LLC compensation); same PowerSO-10 package and pinout. | Lacks line-length compensation - unsuitable for long coax runs (>15 m) at full load. | Select when system uses short cables and cost sensitivity outweighs voltage-drop margin. |
| LNBP14SP-TR | Supports 14 V/19 V outputs (VSEL+LLC HIGH); identical protection and tone features. | Enables higher-voltage LNBs requiring 19 V bias - not compatible with standard 13/18 V LNBs without firmware update. | Select for new designs targeting extended LNB compatibility or future-proofing against evolving LNB specs. |
Compared with LNBP12SP-TR, LNBP13SP-TR adds 1 V line-length compensation for longer coaxial drops; compared with LNBP14SP-TR, it avoids overvoltage risk on legacy 13/18 V LNBs while retaining full DiSEqC™ functionality and thermal robustness.
Availability
LNBP13SP-TR is available at Aetrix Electronics and suitable for satellite receiver design, LNB power management modules, and DiSEqC™-compliant tuner boards requiring stable component supply across production lifecycles.
Supply support for LNBP13SP-TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, microcontroller, power, and sensor solutions for industrial, automotive, and consumer markets.
LNBP13SP-TR belongs to the LNBP1X series - a family of monolithic LNB supply and control ICs engineered specifically for cost-sensitive, space-constrained satellite receiver applications demanding integrated voltage regulation, tone generation, and diagnostics.
FAQ
What is the purpose of the CEXT pin on LNBP13SP-TR?
The CEXT pin connects an external capacitor (typically 4.7 µF) to configure the dynamic overload protection timing. When an LNB short occurs, the device cycles between OFF time (toff ≈ 1100 ms) and ON time (ton ≈ toff/15), reducing average power dissipation while maintaining self-recovery capability. This avoids thermal shutdown lockout and supports hot-plug LNB insertion.
Can LNBP13SP-TR drive both LNBA and LNBB outputs simultaneously?
No. In the PowerSO-10 package (LNBP13SP-TR), the OSEL pin is not bonded out, and LNBB functionality is disabled. Only LNBA is active. Dual-output operation requires the PowerSO-20 variant (e.g., LNBP20PD-TR). This package limitation is explicitly documented in Table 1's "vs SALES TYPE" column for LNBP13SP-TR.
How does the LLC pin affect output voltage?
The LLC pin adds +1 V (typ.) to the base voltage set by VSEL: when VSEL = LOW (13 V), LLC = HIGH yields 14 V; when VSEL = HIGH (18 V), LLC = HIGH yields 19 V. This compensates for coaxial cable voltage drop - for example, a 14 V output maintains ≥13 V at the LNB after 25 m of RG-6 cable at 500 mA load.
Is external filtering required on VCC1/VCC2 inputs?
Yes. The datasheet specifies CI = 0.22 µF ceramic capacitor on each supply input (VCC1 and VCC2) for stability and transient suppression. Omitting these capacitors risks oscillation under load transients and may trigger premature thermal shutdown due to localized heating at the input stage.
LNBP13SP-TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- PowerSO-10 Exposed Bottom Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Applications:
- Converter, Analog and Digital Satellite Receivers
- Voltage - Input:
- 15V ~ 25V
- Number of Outputs:
- 1
- Voltage - Output:
- 13V, 18V
- Operating Temperature:
- 0°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-PowerSO
LNBP13SP-TR FAQ
1.How can I place an order for LNBP13SP-TR through Aetrix?
Please submit a Request for Quotation (RFQ) for LNBP13SP-TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LNBP13SP-TR reliable?
The price and inventory of LNBP13SP-TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LNBP13SP-TR is usually 5 days.
3.What payment methods are accepted for LNBP13SP-TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LNBP13SP-TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LNBP13SP-TR?
LNBP13SP-TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LNBP13SP-TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LNBP13SP-TR?
For technical support, including LNBP13SP-TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LNBP13SP-TR requirements.
6.How does Aetrix verify that LNBP13SP-TR is sourced from the original manufacturer or authorized distributors?
All LNBP13SP-TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LNBP13SP-TR meets industry standards.
7.What is the process for return or replacement of LNBP13SP-TR?
All LNBP13SP-TR units undergo pre-shipment inspection (PSI). If there is an issue with LNBP13SP-TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LNBP13SP-TR part is unused and in its original packaging.
Return procedure for LNBP13SP-TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LNBP13SP-TR Tags

-
TPS51206DSQR
Texas Instruments

-
TPS51200DRCR
Texas Instruments

-
TPS51200DRCT
Texas Instruments

-
TPS62740DSSR
Texas Instruments

-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi

-
RT9026GSP
Richtek USA Inc.

-
LP2998MRX/NOPB
Texas Instruments

-
TPS51200QDRCRQ1
Texas Instruments

-
DPA423GN-TL
Power Integrations

-
LM10011SD/NOPB
Texas Instruments
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

