Texas Instruments LOG112AIDR
- Part No.:
- LOG112AIDR
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
LOG112AIDR.pdf
- Description:
- IC LOG/LOG 1 CIRCUIT 14SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,338
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LOG112AIDR from Texas Instruments is a precision logarithmic amplifier IC that computes the logarithm or log ratio of input current I1 relative to reference current I2, with VLOGOUT trimmed to 0.5 V per decade over 7.5 decades (100 pA to 3.5 mA), ±1.75 mA quiescent current, ±4.5 V to ±18 V supply range, and SOIC-14 package - used in absorbance measurement, photodiode signal compression, and front-end analog signal compression before A/D conversion.
For engineers reviewing the LOG112AIDR datasheet, LOG112AIDR pinout, LOG112AIDR application, or LOG112AIDR equivalent, key selection criteria include confirmed log conformity error (0.13% over 7.5 decades), on-chip 2.5 V voltage reference accuracy (±0.5%), temperature drift of log output (±0.005 %/°C), and verified SOIC-14 pin compatibility for dual-supply instrumentation designs.
Technical Context
The LOG112AIDR implements a bipolar transistor-based logarithmic core using matched Q1/Q2 pairs and internal compensation to achieve high-accuracy log(I1/I2) computation. Its transfer function VLOGOUT = (0.5 V)·log₁₀(I1/I2) is factory-trimmed and stabilized by on-die metal resistors for temperature-invariant gain scaling.
It integrates three functional blocks: a precision log-ratio core (A1/A2), an output scaling amplifier (A3) with programmable gain via external R1/R2, and a 2.5 V bandgap voltage reference usable for generating stable reference currents - all operating within –40°C to +85°C junction temperature range with ESD-sensitive handling requirements.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Log Scale Factor | 0.5 V per decade - enables direct mV-per-decade readout without external scaling |
| Input Dynamic Range | 7.5 decades (100 pA to 3.5 mA) - supports ultra-low-light photodiode signals up to industrial current sensing |
| Log Conformity Error | 0.13% over full 7.5-decade range - defines worst-case deviation from ideal log curve at system calibration boundaries |
| Reference Voltage | 2.5 V ±0.5% - provides stable excitation for precision RREF-based current sources with <600 ppm/mA load regulation |
| Supply Range | ±4.5 V to ±18 V - allows operation from low-noise ±5 V rails or high-voltage ±15 V systems |
| Quiescent Current | ±1.75 mA - determines total power budget in battery-powered or thermally constrained instrumentation |
| Operating Temp | –40°C to +85°C - validated for industrial embedded use, not just lab-grade bench equipment |
Pinout & Package
LOG112AIDR is housed in a narrow-body SOIC-14 (D) package with 1.27 mm pitch, JEDEC MS-012 compliant, RoHS-compliant NiPdAu lead finish, MSL Level-3 rating, and thermal resistance θJA = 110°C/W.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1 | I1 Input | Primary logarithmic input current terminal; must be positive (sinking into device) |
| 2 | NC | No internal connection - leave unconnected or grounded per layout best practice |
| 3 | +IN3 | Inverting input of output scaling op amp A3; used with R1/R2 for gain adjustment |
| 4 | –IN3 | Non-inverting input of output scaling op amp A3; referenced to VLOGOUT feedback path |
| 5 | VLOGOUT | Main logarithmic output node; 0.5 V/decade scaled voltage representing log(I1/I2) |
| 6 | V+ | Positive supply rail; requires local ±10 µF tantalum + 1000 pF ceramic bypass per TI layout guidance |
| 7 | GND | Analog ground reference; separate from digital ground in mixed-signal systems |
| 8 | V– | Negative supply rail; same bypassing requirement as V+ |
| 9 | VO3 | Scaled output of A3 amplifier; K × VLOGOUT where K = 1 + R2/R1 |
| 10 | VCM | Common-mode input bias pin; apply +1 V to +2.5 V to reduce saturation error at high I1 |
| 11 | VREF – GND | 2.5 V reference output; connect external RREF to generate precision IREF |
| 12 | NC | No internal connection - no routing or termination required |
| 13 | I2 | Reference current input; sets denominator of log ratio; polarity matches I1 |
| 14 | CC | Compensation capacitor connection; value selected per I1/I2 magnitude (e.g., 4500 pF for 10 nA I2) |
Key Features
| Feature | Design Value |
|---|---|
| On-chip 2.5 V reference | Enables self-contained reference current generation without external voltage references or trimming |
| 0.5 V/decade scaling | Eliminates need for post-processing gain stages in data acquisition systems measuring wide-dynamic-range signals |
| 7.5-decade input range | Supports single-device measurement from sub-nanoamp photodiode leakage to milliamp sensor outputs |
| Low input bias current | ±5 pA typical - ensures minimal loading error when interfacing with high-impedance current sources like APDs |
| Integrated scaling amplifier A3 | Allows programmable output gain (K = 1 + R2/R1) without adding external op amps or feedback networks |
Applications
| Absorbance Measurement | Photodiode Signal Compression |
|---|---|
Use Scenario: Measuring optical density of chemical samples using dual-wavelength photodiode detectors in spectrophotometers. IC Role / Device Role / Timing Role: Computes log(I₁/I₂) ratio to directly yield absorbance A = log(λ₁′/λ₁), rejecting common-mode light source drift. Use Value: Achieves >70 dB dynamic range in single-chip solution, eliminating need for multiple gain-switched amplifiers or digital correction. | Use Scenario: Conditioning weak, wide-dynamic-range photocurrents from silicon or InGaAs photodiodes in fiber-optic receivers. IC Role / Device Role / Timing Role: Compresses 100 pA–1 mA photocurrent into linear 0–2.5 V output for ADC digitization without clipping or resolution loss. Use Value: Enables 12-bit ADC to resolve 20-bit-equivalent dynamic range, reducing BOM cost vs. multi-stage analog front-ends. |
| Analog Signal Compression Pre-A/D | Optical Density Measurement |
Use Scenario: Front-end signal conditioning for gas sensors, pH electrodes, or radiation detectors producing exponential current outputs. IC Role / Device Role / Timing Role: Converts exponential sensor current into linear-log voltage prior to sampling, preserving low-signal SNR and high-signal headroom. Use Value: Maintains 0.13% log conformity across 7.5 decades - critical for calibration traceability in medical and analytical instruments. | Use Scenario: Quantifying turbidity or particle concentration in liquid media using transmitted light attenuation. IC Role / Device Role / Timing Role: Implements Beer-Lambert law computation Iout ∝ log(Iin/Iref) with integrated 2.5 V reference for stable Iref generation. Use Value: Delivers ±0.005 %/°C temperature coefficient on log output - meets ASTM E275 and ISO 7027 repeatability requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar logarithmic amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADL5513ACPZ-R7 | RF log detector (100 MHz–4 GHz), 65 dB dynamic range, DC-coupled only to 10 MHz; no integrated reference | Designed for RF power measurement, not precision DC/low-frequency current logging | Select only for RF envelope detection; unsuitable for photodiode or analytical instrument DC log-ratio tasks |
| LOG2112AIDWR | Dual-channel version in SOIC-16; identical per-channel specs but shares VREF and requires separate CC per channel | Enables simultaneous log-ratio measurements (e.g., ratiometric dual-detector systems) with matched tracking | Choose when two independent log paths are needed; LOG112AIDR remains optimal for single-channel cost-sensitive designs |
Compared with ADL5513ACPZ-R7 and LOG2112AIDWR, LOG112AIDR uniquely combines DC-precision log-ratio computation, on-chip 2.5 V reference, and SOIC-14 compactness - making it the only viable option for calibrated, low-frequency, single-channel absorbance or photodiode compression where RF bandwidth is irrelevant and board space is constrained.
Availability
LOG112AIDR is available at Aetrix Electronics and suitable for absorbance measurement systems, photodiode signal conditioning circuits, and analog front-ends for analytical instrumentation requiring stable component supply, long-term calibration integrity, and industrial temperature range support.
Supply support for LOG112AIDR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and high-reliability components for industrial, automotive, and communications markets.
The LOG112AIDR belongs to TI's precision analog amplifier product line, engineered specifically for high-accuracy logarithmic signal processing in analytical instrumentation, optical sensing, and scientific measurement systems where decades-spanning dynamic range and temperature-stable transfer functions are mandatory.
FAQ
What is the maximum input current the LOG112AIDR can handle without performance degradation?
The LOG112AIDR maintains specified accuracy up to 3.5 mA per input (I1 or I2). Input currents exceeding 3.5 mA increase nonlinearity; absolute maximum rating is 10 mA to prevent transistor damage. For 4.5 mA inputs on ±5 V supplies, total error rises to ~15–25%, mitigated by applying +1 V to +2.5 V to the VCM pin. LOG112AIDR datasheet Section "INPUT CURRENT RANGE" confirms this limit.
Does the LOG112AIDR support single-supply operation?
Yes - LOG112AIDR can operate from a single +5 V supply using a charge-pump negative rail generator (e.g., TPS60402DBV) to create a virtual ground, as shown in Figure 11 of the SBOS246D datasheet. The device requires both positive and negative rails for full specification compliance, but single-supply adaptation is validated and documented for portable instrumentation.
How is the 2.5 V reference used to generate a precision reference current in the LOG112AIDR?
The LOG112AIDR's VREF pin delivers a 2.5 V ±0.5% bandgap voltage. Connecting an external resistor RREF between VREF and I2 sets IREF = 2.5 V / RREF. For example, a 250 MΩ resistor yields 10 nA IREF. TI recommends using the T-network in Figure 4 to reduce resistor size and mitigate offset errors from A1's ±1.5 mV input offset. This method is integral to LOG112AIDR's log-ratio accuracy.
What compensation capacitor value should be used for the LOG112AIDR at 1 µA input current?
For I2 = 1 µA, the LOG112AIDR requires CC = 150 pF to achieve 38 kHz 3dB bandwidth, per Typical Characteristics curve "MINIMUM VALUE OF COMPENSATION CAPACITOR". The capacitor connects between pins 5 (VLOGOUT) and 14 (CC). Larger values improve stability but reduce bandwidth; smaller values risk oscillation. LOG112AIDR's frequency response is explicitly current-dependent per SBOS246D Table "FREQUENCY RESPONSE, CORE LOG".
Can the LOG112AIDR process negative input currents?
No - LOG112AIDR accepts only positive input currents (conventional current flowing into I1 or I2 pins). To handle negative currents, TI provides external inversion circuits using op amps and transistors (Figures 6–8 in SBOS246D). These add complexity and error sources; LOG112AIDR itself does not support bidirectional current logging in its native configuration.
LOG112AIDR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Amplifier Type:
- Logarithmic and Log Ratio
- Number of Circuits:
- 1
- Output Type:
- -
- Slew Rate:
- 0.5V/µs
- Gain Bandwidth Product:
- 1.4 MHz
- -3db Bandwidth:
- 45 kHz
- Current - Input Bias:
- 5 pA
- Voltage - Input Offset:
- 300 µV
- Current - Supply:
- 1.25mA
- Current - Output / Channel:
- -
- Voltage - Supply Span (Min):
- 9 V
- Voltage - Supply Span (Max):
- 36 V
- Operating Temperature:
- -5°C ~ 75°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SOIC
LOG112AIDR FAQ
1.How can I place an order for LOG112AIDR through Aetrix?
Please submit a Request for Quotation (RFQ) for LOG112AIDR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LOG112AIDR reliable?
The price and inventory of LOG112AIDR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LOG112AIDR is usually 5 days.
3.What payment methods are accepted for LOG112AIDR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LOG112AIDR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LOG112AIDR?
LOG112AIDR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LOG112AIDR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LOG112AIDR?
For technical support, including LOG112AIDR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LOG112AIDR requirements.
6.How does Aetrix verify that LOG112AIDR is sourced from the original manufacturer or authorized distributors?
All LOG112AIDR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LOG112AIDR meets industry standards.
7.What is the process for return or replacement of LOG112AIDR?
All LOG112AIDR units undergo pre-shipment inspection (PSI). If there is an issue with LOG112AIDR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LOG112AIDR part is unused and in its original packaging.
Return procedure for LOG112AIDR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LOG112AIDR Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
