Texas Instruments LP2987AIM-3.2/NOPB
- Part No.:
- LP2987AIM-3.2/NOPB
- Manufacturer:
- Texas Instruments
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
LP2987AIM-3.2/NOPB.pdf
- Description:
- IC REG LINEAR 3.2V 200MA 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,745
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LP2987AIM-3.2/NOPB from Texas Instruments is a fixed-output, 200 mA micropower ultra-low-dropout linear voltage regulator with programmable power-on reset delay and 3.2 V output. It uses a vertically integrated PNP process to achieve 180 mV dropout at 200 mA, <2 µA shutdown current, and 0.5% output voltage accuracy (A-grade), serving as a precision supply for noise-sensitive portable electronics.
For engineers reviewing the LP2987AIM-3.2/NOPB datasheet, LP2987AIM-3.2/NOPB pinout, LP2987AIM-3.2/NOPB application, or LP2987AIM-3.2/NOPB equivalent, key selection criteria include dropout performance at full load, reset delay configurability via external capacitor, ground pin current vs. load, thermal limits in SOIC-8 package, and compatibility with low-ESR tantalum output capacitors.
Technical Context
The LP2987AIM-3.2/NOPB implements a PNP-based LDO architecture with internal 1.23 V bandgap reference, open-collector error flag comparator, and dedicated DELAY pin current source (2.2 µA typical) for timing control. Its error flag asserts low when output falls >5% below nominal, enabling system-level power monitoring and reset generation.
It supports programmable power-on reset delay using a single external capacitor on the DELAY pin, with timing governed by CDLY = TDELAY/(5.59 × 10⁵). Shutdown functionality is controlled by a logic-level input (VH = 1.6 V min, VL = 0.18 V max), drawing <2 µA quiescent current when asserted.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 3.2 V ±0.5% (A-grade) at 25°C; ensures stable bias for 3.3 V–tolerant logic and analog circuitry. |
| Dropout Voltage | 180 mV @ 200 mA load (typical); enables regulation from 3.38 V input, critical for battery-powered systems near end-of-discharge. |
| Quiescent Current | <2 µA in shutdown mode; extends battery life in always-on standby applications such as real-time clocks or sensor wake-up circuits. |
| Ground Pin Current | 1 mA @ 200 mA load (typical); low parasitic loss improves efficiency and reduces thermal load in compact layouts. |
| Power-On Reset Delay | Configurable via external capacitor on DELAY pin; provides deterministic system initialization timing without additional ICs. |
| Operating Junction Temp | −40°C to +125°C; supports industrial and automotive under-hood environments with validated thermal derating in SOIC-8 package. |
| Input Voltage Range | 2.1 V to 16 V (operating); accommodates wide-input sources including Li-ion batteries, USB, and unregulated DC rails. |
Pinout & Package
LP2987AIM-3.2/NOPB is packaged in an 8-pin SOIC (D) surface-mount package with standard JEDEC MS-012AC footprint (Package Drawing D0008A), θJ−A = 160°C/W, and RoHS-compliant matte tin lead finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - BYPASS | Reference bypass node | Connects to internal bandgap reference; not used on LP2987 (only LP2988); leave open or tie to ground if unused. |
| 2 - DELAY | Reset timing control | Sinks 2.2 µA current to charge external capacitor; sets power-on reset delay duration (TDELAY = 5.59×10⁵ × CDLY). |
| 3 - GROUND | Analog ground reference | Return path for internal reference and error amplifier; must connect to clean analog ground plane to avoid noise coupling. |
| 4 - INPUT | Main power input | Accepts 2.1 V–16 V supply; requires ≥2.2 µF ceramic/tantalum input capacitor placed within 0.5 inch of pin. |
| 5 - SENSE | Output voltage feedback | Monitors regulated output via resistive divider; enables remote sensing for improved load regulation in high-current traces. |
| 6 - OUTPUT | Regulated output | Delivers up to 200 mA at 3.2 V; requires ≥4.7 µF output capacitor with ESR in stable region per load current (see TI AN-1187). |
| 7 - SHUTDOWN | Enable/disable control | Logic-high (>1.6 V) enables regulator; logic-low (<0.18 V) disables output and reduces IQ to <2 µA; slew rate ≥40 mV/µs required. |
| 8 - ERROR | Open-collector fault flag | Asserts low when VOUT drops >5% below nominal; requires external pull-up resistor for reset signal generation. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low dropout | 180 mV @ 200 mA enables operation from single-cell Li-ion (3.0 V min) while maintaining regulation through discharge curve. |
| Programmable reset delay | Single external capacitor on DELAY pin eliminates need for discrete RC timer or dedicated reset IC in space-constrained designs. |
| High output accuracy | ±0.5% over temperature (A-grade) ensures reliable operation of ADC references, PLLs, and precision analog front-ends. |
| Low ground pin current | 1 mA @ 200 mA load minimizes wasted power and simplifies thermal design in sealed enclosures or high-density PCBs. |
| Integrated protection | Thermal shutdown and current limiting prevent damage during overload or ambient temperature excursions beyond 125°C. |
Applications
| Cellular Phone Power Management | Palmtop/Laptop Subsystem Supply |
|---|---|
Use Scenario: Providing clean 3.2 V bias to RF transceiver ICs and baseband processors during deep-sleep and active modes. IC Role / Device Role / Timing Role: Primary LDO regulator delivering stable core voltage with fast transient response and low-noise operation. Use Value: 180 mV dropout preserves battery runtime; <2 µA shutdown current extends standby time; ±0.5% accuracy maintains RF calibration integrity. |
Use Scenario: Powering memory controllers, touch-screen interface ASICs, and display driver logic in portable computing devices. IC Role / Device Role / Timing Role: Secondary voltage rail generator with programmable reset timing for coordinated subsystem boot sequencing. Use Value: DELAY pin enables precise power-up ordering; 200 mA output supports burst-mode loads; SOIC-8 package allows manual rework and test access. |
| Camcorder Image Sensor Bias | Personal Stereo Audio Codec Supply |
Use Scenario: Supplying 3.2 V to CMOS image sensors requiring low-noise, tightly regulated voltage to minimize fixed-pattern noise. IC Role / Device Role / Timing Role: Precision analog supply regulator with remote SENSE capability for trace-loss compensation. Use Value: Low ground current (1 mA @ 200 mA) reduces IR drop in shared ground paths; ±0.5% tolerance prevents sensor gain drift across temperature. |
Use Scenario: Delivering clean 3.2 V to stereo audio DACs and headphone amplifiers in portable music players. IC Role / Device Role / Timing Role: Low-quiescent LDO ensuring minimal battery drain during playback and pause states. Use Value: <2 µA shutdown current extends battery life between tracks; 160°C/W θJ−A in SOIC-8 permits operation in thermally constrained chassis. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LP2985AIM-3.2/NOPB | Lower output current (150 mA), smaller SOT-23-5 package, no DELAY or SENSE pins; 200 mV dropout @ 150 mA. | Suitable for space-constrained, lower-current applications where reset delay and remote sensing are unnecessary. | Select when board area is critical and peak load ≤150 mA; avoid if DELAY-controlled reset or SENSE-based regulation is required. |
| TLC7703IPW | 3 V fixed output, 250 mA rating, built-in 200 ms reset delay (non-programmable), SOIC-8 package, no shutdown pin. | Provides factory-set reset timing but lacks adjustable delay, shutdown control, and SENSE functionality. | Choose for simplified BOM where fixed-delay reset suffices and shutdown flexibility is not needed; verify 3.0 V vs. 3.2 V system compatibility. |
Compared with LP2985AIM-3.2/NOPB and TLC7703IPW, the LP2987AIM-3.2/NOPB uniquely combines 200 mA output, programmable reset delay, shutdown control, and remote sensing-making it optimal for systems requiring configurable power sequencing and high-accuracy regulation in SOIC-8 form factor.
Availability
LP2987AIM-3.2/NOPB is available at Aetrix Electronics and suitable for cellular phone power management, palmtop/laptop subsystem supply, camcorder image sensor bias, and personal stereo audio codec supply requiring stable component supply across production lifecycles.
Supply support for LP2987AIM-3.2/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog and embedded processing technologies, with leadership in power management ICs for portable, industrial, and automotive markets.
The LP2987 series belongs to TI's precision micropower LDO family, designed specifically for battery-powered portable electronics requiring ultra-low dropout, programmable reset, and high DC accuracy across extended temperature ranges.
FAQ
What is the maximum input voltage for LP2987AIM-3.2/NOPB?
The LP2987AIM-3.2/NOPB supports an operating input voltage range of 2.1 V to 16 V. The absolute maximum survival input voltage is −0.3 V to +16 V, making it compatible with unregulated 12 V rails, USB power, and multi-cell battery stacks while maintaining safe operation under transient overvoltage conditions.
How does the DELAY pin function on LP2987AIM-3.2/NOPB?
The DELAY pin on LP2987AIM-3.2/NOPB sinks a precise 2.2 µA current to charge an external capacitor, generating a programmable power-on reset delay. When the output reaches 95% of nominal, charging begins; the ERROR pin transitions high once the capacitor voltage reaches 1.23 V, enabling deterministic system initialization timing without external timers.
Does LP2987AIM-3.2/NOPB require a bypass capacitor on the BYPASS pin?
No - the BYPASS pin is specific to the LP2988 (low-noise variant) and is not functional on LP2987AIM-3.2/NOPB. For this part, the BYPASS pin should be left unconnected or tied to ground; adding a capacitor provides no benefit and may introduce instability or leakage-related errors.
What output capacitor is recommended for stable operation of LP2987AIM-3.2/NOPB?
A minimum 4.7 µF tantalum capacitor is recommended for LP2987AIM-3.2/NOPB output stability, with ESR values selected per TI's published curves for 3 V outputs. Ceramic capacitors may be used only with a 1 Ω series resistor to ensure sufficient ESR; aluminum electrolytics are discouraged due to poor low-temperature ESR behavior and size constraints.
Is LP2987AIM-3.2/NOPB pin-compatible with other LP2987 variants?
Yes - all LP2987 variants in SOIC-8 (D), VSSOP-8 (DGK), and WSON-8 (NGN) packages share identical pinouts and electrical behavior. The LP2987AIM-3.2/NOPB in SOIC-8 is mechanically and electrically interchangeable with LP2987IM-3.2/NOPB and LP2987IMX-3.2/NOPB, differing only in grade (A vs. standard) and packaging quantity.
LP2987AIM-3.2/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 16V
- Voltage - Output (Min/Fixed):
- 3.2V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.35V @ 200mA
- Current - Output:
- 200mA
- Current - Quiescent (Iq):
- 120 µA
- Current - Supply (Max):
- 3.7 mA
- PSRR:
- 65dB (1kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature, Short Circuit
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
LP2987AIM-3.2/NOPB FAQ
1.How can I place an order for LP2987AIM-3.2/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for LP2987AIM-3.2/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LP2987AIM-3.2/NOPB reliable?
The price and inventory of LP2987AIM-3.2/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LP2987AIM-3.2/NOPB is usually 5 days.
3.What payment methods are accepted for LP2987AIM-3.2/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LP2987AIM-3.2/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LP2987AIM-3.2/NOPB?
LP2987AIM-3.2/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LP2987AIM-3.2/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LP2987AIM-3.2/NOPB?
For technical support, including LP2987AIM-3.2/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LP2987AIM-3.2/NOPB requirements.
6.How does Aetrix verify that LP2987AIM-3.2/NOPB is sourced from the original manufacturer or authorized distributors?
All LP2987AIM-3.2/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LP2987AIM-3.2/NOPB meets industry standards.
7.What is the process for return or replacement of LP2987AIM-3.2/NOPB?
All LP2987AIM-3.2/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LP2987AIM-3.2/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LP2987AIM-3.2/NOPB part is unused and in its original packaging.
Return procedure for LP2987AIM-3.2/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LP2987AIM-3.2/NOPB Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…

