Texas Instruments LP2987IMM-3.3/NOPB
- Part No.:
- LP2987IMM-3.3/NOPB
- Manufacturer:
- Texas Instruments
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
LP2987IMM-3.3/NOPB.pdf
- Description:
- IC REG LINEAR 3.3V 200MA 8VSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:261
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LP2987IMM-3.3/NOPB from Texas Instruments is a fixed-output 3.3 V, 200 mA ultra-low-dropout linear regulator with programmable power-on reset delay, 180 mV dropout at 200 mA, 0.5% output voltage accuracy (A-grade), and −40°C to +125°C operating junction temperature. It serves as a precision local power supply in battery-powered portable electronics requiring stable low-noise voltage regulation.
For engineers reviewing the LP2987IMM-3.3/NOPB datasheet, LP2987IMM-3.3/NOPB pinout, LP2987IMM-3.3/NOPB application, or LP2987IMM-3.3/NOPB equivalent, key selection criteria include dropout performance under 200 mA load, reset delay configurability via external capacitor, shutdown quiescent current <2 µA, and VSSOP-8 thermal characteristics for compact PCB layouts.
Technical Context
The LP2987IMM-3.3/NOPB uses a vertically integrated PNP pass transistor architecture enabling 180 mV dropout at full 200 mA load and only 1 mV at 1 mA. Its error flag output provides both undervoltage detection (−5% threshold) and power-on reset functionality when paired with an external capacitor on the DELAY pin.
It integrates a precision 1.23 V bandgap reference, open-collector ERROR output with 220 mV low-level voltage at 300 µA sink, and shutdown control with defined turn-on/turn-off thresholds (VH = 1.6 V, VL = 0.18 V). The VSSOP-8 package delivers θJ−A = 200°C/W, supporting continuous operation up to 125°C junction temperature.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 3.3 V ±0.5% (A-grade) at 25°C; maintains regulation across −40°C to +125°C junction range. |
| Max Output Current | 200 mA continuous; peak output >250 mA before foldback, enabling transient headroom for digital loads. |
| Dropout Voltage | 180 mV @ 200 mA (typical); allows operation with input as low as 3.48 V while sustaining 3.3 V output. |
| Quiescent Current | <2 µA in shutdown mode; reduces system standby power in always-on portable devices. |
| Ground Pin Current | 1 mA @ 200 mA load (typical); low parasitic current improves efficiency vs. older LDO architectures. |
| Power-On Reset Delay | Programmable via single external capacitor on DELAY pin; timing determined by 2.2 µA internal current source. |
| Output Noise (RMS) | 100 µV RMS (BW = 300 Hz–50 kHz, COUT = 10 µF); suitable for analog/RF subsystems sensitive to supply ripple. |
Pinout & Package
VSSOP-8 (DGK) surface-mount package: 3.0 mm × 3.0 mm body, 0.65 mm pitch, exposed thermal pad, RoHS-compliant matte tin lead finish, MSL Level-1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - BYPASS | Bypass node for bandgap reference | Connects to 0.01 µF low-leakage capacitor to reduce output noise; not present on LP2987 (only LP2988). |
| 2 - DELAY | Reset delay timing input | Sinks 2.2 µA to ground until VOUT reaches regulation; external capacitor sets power-on reset timeout. |
| 3 - GROUND | Analog and power return path | Single ground pin shared by regulator core and error comparator; requires low-impedance PCB connection. |
| 4 - INPUT | Main power input (2.1 V to 16 V) | Accepts wide input range; includes reverse-input protection diode; requires ≥2.2 µF input capacitor. |
| 5 - SENSE | Output voltage feedback sense | High-impedance input monitors regulated output; enables remote sensing for improved load regulation. |
| 6 - OUTPUT | Regulated 3.3 V power output | Delivers up to 200 mA; requires ≥4.7 µF output capacitor with appropriate ESR for stability. |
| 7 - SHUTDOWN | Active-low enable control | Pulled high to enable; driven below 0.18 V to enter sub-2 µA shutdown; slew rate ≥40 mV/µs required. |
| 8 - ERROR | Open-collector fault/reset flag | Asserts low when VOUT drops >5% or during power-up delay; requires external pull-up resistor. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low dropout | 180 mV @ 200 mA enables use in single-cell Li-ion or multi-cell alkaline systems with minimal headroom. |
| Programmable reset delay | Single external capacitor on DELAY pin eliminates need for discrete RC timing networks or dedicated supervisor ICs. |
| 0.5% output accuracy (A-grade) | Meets tight tolerance requirements for ADC references, RF biasing, and precision analog circuitry. |
| Thermal and current protection | Internally limits power dissipation and output current; enters thermal shutdown if TJ exceeds safe limit. |
| Low-noise operation | 100 µV RMS output noise supports noise-sensitive applications like audio codecs and RF front-ends. |
Applications
| Cellular Phone Power Management | Palmtop/Laptop Subsystem Supply |
|---|---|
Use Scenario: Providing clean 3.3 V rail to baseband processor I/O, SIM interface, and PMIC sequencing logic. IC Role / Device Role / Timing Role: Primary LDO for low-noise digital I/O domain with programmable reset coordination. Use Value: 180 mV dropout extends battery runtime; 0.5% accuracy ensures reliable logic-level compatibility across temperature. |
Use Scenario: Delivering regulated 3.3 V to USB PHY, card reader controller, and touch-screen digitizer ASIC. IC Role / Device Role / Timing Role: Local point-of-load regulator with integrated power-on reset for peripheral initialization. Use Value: DELAY pin simplifies BOM by replacing discrete reset IC; VSSOP-8 footprint saves space in thin clamshell designs. |
| Camcorder Image Sensor Bias | Personal Stereo DAC Supply |
Use Scenario: Powering CMOS image sensor analog front-end and column ADC reference voltage. IC Role / Device Role / Timing Role: Low-noise analog supply LDO with precise voltage tracking and fast load transient response. Use Value: 100 µV RMS noise prevents visible banding in video capture; SENSE pin enables remote sensing for stable pixel bias. |
Use Scenario: Supplying 3.3 V to stereo DAC, headphone amplifier, and digital audio interface logic. IC Role / Device Role / Timing Role: Precision voltage source ensuring consistent DAC full-scale output and THD performance. Use Value: 0.5% output tolerance maintains audio channel matching; shutdown mode cuts standby current to <2 µA. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO voltage regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LP2987IMX-3.3/NOPB | SOIC-8 package (θJ−A = 160°C/W); same electrical specs; larger footprint and higher thermal resistance. | Better suited for prototyping or through-hole-compatible boards where VSSOP reflow is unavailable. | Select when board assembly process lacks fine-pitch SMT capability or thermal margin exceeds 200°C/W requirement. |
| LP2988AIMM-3.3/NOPB | Includes BYPASS pin and reduced 20 µV RMS output noise; otherwise identical pinout, package, and regulation specs. | Required for ultra-low-noise applications such as RF synthesizers or high-resolution audio where 100 µV is insufficient. | Choose only if noise specification mandates ≤20 µV RMS; otherwise LP2987IMM-3.3/NOPB offers cost and BOM advantage. |
Compared with LP2987IMX-3.3/NOPB, the LP2987IMM-3.3/NOPB provides superior thermal performance per unit area and smaller PCB footprint; versus LP2988AIMM-3.3/NOPB, it trades 5× higher output noise for lower cost and absence of bypass capacitor dependency.
Availability
LP2987IMM-3.3/NOPB is available at Aetrix Electronics and suitable for cellular phone power management, palmtop/laptop subsystem supply, and camcorder image sensor bias requiring stable component supply across industrial temperature ranges and long production lifecycles.
Supply support for LP2987IMM-3.3/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and connectivity solutions with emphasis on reliability, longevity, and automotive/industrial qualification.
The LP2987 series belongs to TI's precision LDO portfolio designed for battery-powered portable electronics demanding ultra-low dropout, low quiescent current, and integrated power-management features like reset delay and shutdown control.
FAQ
What is the maximum input voltage rating for LP2987IMM-3.3/NOPB?
The LP2987IMM-3.3/NOPB has an absolute maximum input supply voltage of +16 V and a recommended operating range of 2.1 V to +16 V. Exceeding 16 V may cause permanent damage. For reliable operation with 3.3 V output, minimum input is 3.48 V (accounting for 180 mV dropout at 200 mA), making it compatible with single-cell Li-ion (3.0–4.2 V) and three-cell alkaline (3.6–4.5 V) sources. LP2987IMM-3.3/NOPB must be protected against reverse input-output voltage using an external Schottky diode if VOUT can exceed VIN.
How is the power-on reset delay configured on LP2987IMM-3.3/NOPB?
The power-on reset delay on LP2987IMM-3.3/NOPB is set using a single external capacitor connected between the DELAY pin and ground. An internal 2.2 µA current source charges this capacitor after the output reaches regulation; the ERROR pin remains low until the DELAY pin voltage reaches 1.23 V. Delay time (TDELAY) is calculated as TDELAY = CDLY × 5.59 × 10⁵, with CDLY ≤ 1 µF recommended. LP2987IMM-3.3/NOPB does not require additional resistors or supervisors-only the capacitor defines reset timing.
Does LP2987IMM-3.3/NOPB include a bypass pin for noise reduction?
No, LP2987IMM-3.3/NOPB does not include a BYPASS pin. That feature is exclusive to the LP2988 variant (e.g., LP2988AIMM-3.3/NOPB), which achieves 20 µV RMS output noise using a 0.01 µF capacitor on the BYPASS pin. LP2987IMM-3.3/NOPB delivers 100 µV RMS noise without bypass capacitance and shares identical pinout, package, and regulation specifications otherwise. If low-noise performance is critical, LP2987IMM-3.3/NOPB should not be substituted for LP2988AIMM-3.3/NOPB without verifying noise budget margins.
What thermal considerations apply to LP2987IMM-3.3/NOPB in VSSOP-8 package?
LP2987IMM-3.3/NOPB in VSSOP-8 (DGK) package has a junction-to-ambient thermal resistance (θJ−A) of 200°C/W. At 200 mA load with 3.48 V input and 3.3 V output, power dissipation is ~36 mW, resulting in ~7.2°C junction rise above ambient. To maintain TJ ≤ 125°C, maximum ambient must stay ≤ 118°C. Adequate copper pour on the thermal pad and 2+ thermal vias to inner ground planes are strongly recommended. LP2987IMM-3.3/NOPB must not operate continuously above its rated junction temperature, and thermal shutdown activates if exceeded.
Can LP2987IMM-3.3/NOPB be used with ceramic output capacitors?
Yes, LP2987IMM-3.3/NOPB supports ceramic output capacitors, but requires a 1 Ω series resistor to ensure stability due to their ultra-low ESR. The minimum output capacitance is 4.7 µF, and capacitor selection must guarantee ESR stays within the stable region across −40°C to +125°C. Z5U ceramics are discouraged due to >50% capacitance loss at elevated temperatures; X7R or C0G types are preferred. LP2987IMM-3.3/NOPB is optimized for tantalum capacitors (ideal ESR, stable over temperature), but ceramic use is viable with proper series resistance and derating.
LP2987IMM-3.3/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 16V
- Voltage - Output (Min/Fixed):
- 3.3V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.35V @ 200mA
- Current - Output:
- 200mA
- Current - Quiescent (Iq):
- 120 µA
- Current - Supply (Max):
- 3.7 mA
- PSRR:
- 65dB (1kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature, Short Circuit
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-VSSOP
LP2987IMM-3.3/NOPB FAQ
1.How can I place an order for LP2987IMM-3.3/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for LP2987IMM-3.3/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LP2987IMM-3.3/NOPB reliable?
The price and inventory of LP2987IMM-3.3/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LP2987IMM-3.3/NOPB is usually 5 days.
3.What payment methods are accepted for LP2987IMM-3.3/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LP2987IMM-3.3/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LP2987IMM-3.3/NOPB?
LP2987IMM-3.3/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LP2987IMM-3.3/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LP2987IMM-3.3/NOPB?
For technical support, including LP2987IMM-3.3/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LP2987IMM-3.3/NOPB requirements.
6.How does Aetrix verify that LP2987IMM-3.3/NOPB is sourced from the original manufacturer or authorized distributors?
All LP2987IMM-3.3/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LP2987IMM-3.3/NOPB meets industry standards.
7.What is the process for return or replacement of LP2987IMM-3.3/NOPB?
All LP2987IMM-3.3/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LP2987IMM-3.3/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LP2987IMM-3.3/NOPB part is unused and in its original packaging.
Return procedure for LP2987IMM-3.3/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LP2987IMM-3.3/NOPB Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…

