My Inquiry
My Account
Texas Instruments LP2987IMX-5.0/NOPB
- Part No.:
- LP2987IMX-5.0/NOPB
- Manufacturer:
- Texas Instruments
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
LP2987IMX-5.0/NOPB.pdf
- Description:
- IC REG LINEAR 5V 200MA 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:3,414
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LP2987IMX-5.0/NOPB from Texas Instruments is a fixed-output 200 mA ultra-low-dropout linear voltage regulator with programmable power-on reset delay, 5.0 V output, ±0.5% initial accuracy (A-grade), 180 mV dropout at 200 mA, and SOIC-8 package. It serves as a precision local power supply in portable battery-powered systems requiring stable low-noise 5 V rails.
For engineers reviewing the LP2987IMX-5.0/NOPB datasheet, LP2987IMX-5.0/NOPB pinout, LP2987IMX-5.0/NOPB application, or LP2987IMX-5.0/NOPB equivalent, key selection criteria include dropout performance at full load, integrated POR delay via single capacitor, shutdown quiescent current <2 µA, and error flag behavior for system monitoring.
Technical Context
The LP2987IMX-5.0/NOPB uses a vertically integrated PNP pass transistor architecture to achieve ultra-low dropout (180 mV @ 200 mA) and low ground pin current (1 mA @ 200 mA). Its internal bandgap reference and error amplifier deliver 0.5% output voltage accuracy over temperature and line/load variations.
It integrates a dedicated DELAY pin with 2.2 µA current source to set power-on reset timing via external capacitor, and an open-collector ERROR pin that asserts low when output drops >5% below nominal. The device lacks a Bypass pin - confirming it is the standard LP2987 variant, not the low-noise LP2988.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 5.0 V, ±0.5% tolerance (A-grade) at 25°C, ensuring reliable logic-level compliance for 5 V microcontrollers and peripherals. |
| Max Output Current | 200 mA continuous, 250 mA peak - sufficient for powering baseband processors, sensors, and interface ICs in compact portable designs. |
| Dropout Voltage | 180 mV @ 200 mA load (typical) - enables operation from 5.18 V input while maintaining regulation, critical for single-cell Li-ion or multi-cell alkaline systems. |
| Quiescent Current | <2 µA in shutdown mode - extends battery life in always-on standby applications such as real-time clocks or wake-on-event circuits. |
| Power-On Reset Delay | Programmable via external capacitor on DELAY pin (e.g., 0.1 µF ≈ 56 ms) - provides configurable system initialization timing without external timers. |
| Error Flag Threshold | Asserts low when VOUT falls >5% below 5.0 V (i.e., <4.75 V) - enables precise brownout detection for controlled system shutdown or fault logging. |
| Operating Temp Range | −40°C to +125°C junction temperature - qualified for automotive cabin, industrial control, and extended-temperature embedded applications. |
| Input Voltage Range | 2.1 V to 16 V - supports wide-input operation including unregulated wall adapters, battery stacks, and legacy 12 V rails. |
Pinout & Package
LP2987IMX-5.0/NOPB is housed in an 8-pin SOIC (D) surface-mount package (Package Drawing D0008A), with 1.27 mm pitch, 4.9 mm × 3.9 mm body, and exposed pad not present. Thermal resistance θJ−A = 160°C/W.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1 (BYPASS) | Not connected (NC) | This pin is unused on LP2987; only LP2988 includes functional Bypass pin for noise reduction. |
| 2 (DELAY) | Reset delay timing node | Sinks 2.2 µA to charge external capacitor; sets POR delay time (TDELAY = CDLY × 5.59×10⁵) before ERROR goes high. |
| 3 (GROUND) | Power return path | Carries ground current (1 mA @ 200 mA load); must connect to low-impedance analog ground plane for stability and noise control. |
| 4 (INPUT) | Main power input | Accepts 2.1–16 V input; requires ≥2.2 µF ceramic/tantalum capacitor placed ≤0.5″ from pin and returned to clean ground. |
| 5 (SENSE) | Output voltage feedback | Monitors regulated output; tied directly to OUTPUT in standard configuration; enables remote sensing if routed separately. |
| 6 (OUTPUT) | Regulated 5.0 V output | Delivers up to 200 mA; requires ≥4.7 µF output capacitor with ESR in stable range per TI curves (Fig. 44). |
| 7 (SHUTDOWN) | Enable/disable control | Drives low (<0.18 V) to disable regulator (IQ <2 µA); pulled high (>1.4 V) to enable; slew rate ≥40 mV/µs required. |
| 8 (ERROR) | Open-collector fault flag | Outputs low when VOUT <4.75 V; requires external pull-up resistor (e.g., 10 kΩ to 5 V) to generate active-high reset signal. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low dropout | 180 mV @ 200 mA enables operation from marginal input sources (e.g., aging batteries or undersized supplies) without dropout-induced system resets. |
| Single-capacitor POR delay | Eliminates need for discrete RC timers or dedicated supervisor ICs - reduces BOM count and board space in cost-sensitive portable designs. |
| 0.5% output accuracy (A-grade) | Guarantees tight regulation across line, load, and temperature - critical for ADC references, sensor biasing, and analog front-end stability. |
| Thermal/overcurrent protection | Internally limits power dissipation and current during fault conditions - prevents damage during short-circuit or overheating events. |
| Low ground pin current | 1 mA @ 200 mA load improves efficiency vs. older LDOs; reduces PCB trace heating and enhances PSRR in noise-sensitive signal chains. |
| −40°C to +125°C operation | Validated for under-hood automotive, industrial PLCs, and outdoor equipment where ambient extremes demand robust silicon qualification. |
Applications
| Cellular Phone Power Management | Palmtop Computer Core Rail |
|---|---|
|
Use Scenario: Supplies 5 V to baseband processor I/O banks and USB transceivers in GSM/GPRS handsets with Li-ion battery input. IC Role / Device Role / Timing Role: Primary LDO delivering clean, regulated 5 V from variable battery (3.0–4.2 V) and DC-DC converter outputs. Use Value: 180 mV dropout ensures uninterrupted operation down to 5.18 V input - extends usable battery range by ~12% versus 300 mV-dropout alternatives. |
Use Scenario: Powers FPGA configuration circuitry and SD card interface in handheld PDAs with dual-cell alkaline supply. IC Role / Device Role / Timing Role: Local 5 V regulator with integrated POR delay synchronizing FPGA startup after main rail stabilization. Use Value: Programmable DELAY pin eliminates external timing components - reduces component count by 2–3 parts per rail in space-constrained layouts. |
| Camcorder Audio Codec Supply | Industrial Sensor Node MCU Rail |
|
Use Scenario: Provides low-noise 5 V bias to audio DAC/ADC and op-amp stages in consumer camcorders. IC Role / Device Role / Timing Role: Precision voltage source with 0.5% accuracy ensuring consistent dynamic range and THD performance. Use Value: 0.5% output tolerance maintains SNR >90 dB across temperature - avoids calibration drift in factory-trimmed audio paths. |
Use Scenario: Powers ARM Cortex-M0+ MCU and wireless transceiver in battery-operated environmental sensor nodes. IC Role / Device Role / Timing Role: Always-on LDO with <2 µA shutdown current enabling multi-year battery life in sleep mode. Use Value: Sub-2 µA quiescent current in shutdown extends 2×AA battery life to >5 years at 10 s/hour wake cycles - verified per TI test data. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO voltage regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LP2987AIMM-5.0/NOPB | VSSOP-8 package (3.0 mm × 3.0 mm), θJ−A = 200°C/W, same electrical specs and pinout as SOIC-8 variant. | Better suited for space-constrained PCBs where footprint reduction is prioritized over thermal margin. | Select when board area is limited and thermal load remains <150 mW; verify layout cooling per TI AN-1187 if operating near TJMAX. |
| TLV70750PDQNR | Lower IQ (25 µA active, 0.5 µA shutdown), 300 mA output, but higher dropout (250 mV @ 300 mA) and no DELAY pin. | Lacks programmable POR delay; requires external supervisor IC for reset timing - increases BOM and complexity. | Choose only if ultra-low active IQ is critical and POR functionality is handled elsewhere; not drop-in for DELAY-dependent designs. |
Compared with LP2987AIMM-5.0/NOPB, the LP2987IMX-5.0/NOPB offers superior thermal dissipation (160 vs. 200°C/W) in larger SOIC-8 layouts, while TLV70750PDQNR trades away POR integration and dropout performance for lower quiescent current - making LP2987IMX-5.0/NOPB optimal for cost-sensitive, timing-critical 5 V LDO applications.
Availability
LP2987IMX-5.0/NOPB is available at Aetrix Electronics and suitable for cellular phone power management, palmtop computer core rails, camcorder audio codec supplies, and industrial sensor node MCU rails requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for LP2987IMX-5.0/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with decades of LDO design expertise and broad automotive/industrial qualification.
The LP2987 series was engineered for micropower, ultra-low-dropout regulation in portable and battery-critical systems - emphasizing precision, integrated power sequencing, and robust thermal performance in compact packages.
FAQ
What is the maximum input voltage rating for LP2987IMX-5.0/NOPB?
The LP2987IMX-5.0/NOPB has an absolute maximum input voltage of +16 V and a recommended operating range of 2.1 V to +16 V. Exceeding 16 V may cause permanent damage. For reliable operation, maintain VIN ≥ VOUT + dropout (≥5.18 V) under full 200 mA load to avoid regulation loss. The device includes overvoltage survival protection up to 16 V on all pins except SENSE (max +6 V).
Does LP2987IMX-5.0/NOPB include a Bypass pin for noise reduction?
No, LP2987IMX-5.0/NOPB does not have a functional Bypass pin. That feature is exclusive to the LP2988 variant (e.g., LP2988AIM-5.0/NOPB), which uses the Bypass pin to reduce output noise via an external capacitor. The LP2987IMX-5.0/NOPB pin 1 is labeled BYPASS in the SOIC-8 diagram but is internally unconnected (NC) - confirmed by TI's datasheet distinction between LP2987 and LP2988 functional blocks.
How is the power-on reset delay configured on LP2987IMX-5.0/NOPB?
The power-on reset delay on LP2987IMX-5.0/NOPB is set using an external capacitor connected between pin 2 (DELAY) and ground. A 2.2 µA internal current source charges this capacitor; when its voltage reaches 1.23 V, the ERROR pin releases high. Delay time is calculated as TDELAY = CDLY × 5.59×10⁵ (e.g., 0.1 µF yields ~56 ms). TI recommends CDLY ≤ 1 µF and specifies tantalum, ceramic (NPO/COG), or film types - aluminum electrolytics are prohibited due to leakage.
What is the shutdown current specification for LP2987IMX-5.0/NOPB?
LP2987IMX-5.0/NOPB draws less than 2 µA quiescent current when the SHUTDOWN pin (pin 7) is held low (<0.18 V). This ultra-low shutdown current enables multi-year battery life in always-off standby modes. During active operation, ground pin current is 1 mA at 200 mA load (typical), and total input current scales with load - not fixed. The device exits shutdown only when SHUTDOWN voltage exceeds 1.4 V (min) with slew rate ≥40 mV/µs.
Is LP2987IMX-5.0/NOPB pin-compatible with LP2988 variants?
LP2987IMX-5.0/NOPB is pin-compatible with LP2988 variants in the same SOIC-8 package (e.g., LP2988AIM-5.0/NOPB), sharing identical pinout, footprint, and mechanical dimensions. However, functional differences exist: LP2988 includes a Bypass pin (pin 1) for noise reduction and delivers lower output noise (20 µV RMS vs. 100 µV RMS for LP2987), while LP2987 offers no Bypass function. Electrical replacement requires verifying noise sensitivity and POR requirements.
LP2987IMX-5.0/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 16V
- Voltage - Output (Min/Fixed):
- 5V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.35V @ 200mA
- Current - Output:
- 200mA
- Current - Quiescent (Iq):
- 120 µA
- Current - Supply (Max):
- 3.7 mA
- PSRR:
- 65dB (1kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature, Short Circuit
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
LP2987IMX-5.0/NOPB FAQ
1.How can I place an order for LP2987IMX-5.0/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for LP2987IMX-5.0/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LP2987IMX-5.0/NOPB reliable?
The price and inventory of LP2987IMX-5.0/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LP2987IMX-5.0/NOPB is usually 5 days.
3.What payment methods are accepted for LP2987IMX-5.0/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LP2987IMX-5.0/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LP2987IMX-5.0/NOPB?
LP2987IMX-5.0/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LP2987IMX-5.0/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LP2987IMX-5.0/NOPB?
For technical support, including LP2987IMX-5.0/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LP2987IMX-5.0/NOPB requirements.
6.How does Aetrix verify that LP2987IMX-5.0/NOPB is sourced from the original manufacturer or authorized distributors?
All LP2987IMX-5.0/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LP2987IMX-5.0/NOPB meets industry standards.
7.What is the process for return or replacement of LP2987IMX-5.0/NOPB?
All LP2987IMX-5.0/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LP2987IMX-5.0/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LP2987IMX-5.0/NOPB part is unused and in its original packaging.
Return procedure for LP2987IMX-5.0/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LP2987IMX-5.0/NOPB Tags
-
MIC5504-1.8YM5-TR
Microchip Technology
-
MIC5504-3.3YM5-TR
Microchip Technology
-
MIC5365-3.0YC5-TR
Microchip Technology
-
MIC5365-1.8YC5-TR
Microchip Technology
-
MIC5365-2.5YC5-TR
Microchip Technology
-
MIC5365-3.3YC5-TR
Microchip Technology
-
MIC5365-3.3YD5-TR
Microchip Technology
-
MIC5317-3.3YM5-TR
Microchip Technology
-
TLV1117LV33DCYR
Texas Instruments
-
MIC5317-3.3YMT-TZ
Microchip Technology
-
MIC5528-3.3YMT-TR
Microchip Technology
-
TLV75801PDRVR
Texas Instruments
Tech Hub
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
