Texas Instruments LP3470IM5-2.75/NOPB
- Part No.:
- LP3470IM5-2.75/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- SC-74A, SOT-753
- Datasheet:
-
LP3470IM5-2.75/NOPB.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL SOT23-5
- Quantity:
- Payment:

- Shipping:

Inventory:2,797
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LP3470IM5-2.75/NOPB from Texas Instruments is a micropower voltage supervisor IC with 2.75 V ±1% reset threshold, programmable reset timeout via external capacitor, open-drain active-low reset output, and operation down to VCC = 0.5 V. It monitors microprocessor supply rails in battery-powered systems to ensure reliable power-on-reset and brownout recovery.
For engineers reviewing the LP3470IM5-2.75/NOPB datasheet, LP3470IM5-2.75/NOPB pinout, LP3470IM5-2.75/NOPB application, or LP3470IM5-2.75/NOPB equivalent, key selection criteria include reset threshold accuracy over temperature, quiescent current (16 µA typ), immunity to short VCC transients, SOT-23-5 package compatibility, and external capacitor-based timing flexibility.
Technical Context
The LP3470IM5-2.75/NOPB implements a precision bandgap reference and comparator architecture to achieve ±1% reset threshold accuracy across –20°C to 85°C. Its reset assertion logic includes built-in hysteresis (15–65 mV) to prevent chatter during voltage recovery.
Reset timeout is fully externally programmable via capacitor on SRT pin using tRP = 2000 × C1 (C1 in µF, tRP in ms); no internal timing elements are used. The open-drain Reset output requires an external pullup resistor (0.68–68 kΩ) and remains valid down to 0.5 V VCC.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reset Threshold | 2.75 V ±1% over temperature - ensures precise POR activation for 2.8 V nominal rails |
| Quiescent Current | 16 µA typical at 4.5 V - enables multi-year battery life in portable equipment |
| Operating Voltage Range | 0.5 V to 5.5 V - supports reset assertion during deep brownout and full-system wake-up |
| Reset Output Type | Open-drain, active-low - allows wired-OR configuration and flexible voltage-level translation |
| Hysteresis Voltage | 15–65 mV - prevents oscillation during slow-rising or noisy supply recovery |
| VCC to Reset Delay | 100–300 µs - provides deterministic response to fast supply collapse |
| Reset Timeout Range | 1–3.5 ms (with 1 nF capacitor) - adjustable up to seconds via larger external C1 |
Pinout & Package
LP3470IM5-2.75/NOPB is housed in a 5-pin SOT-23 (DBV) package measuring 1.60 mm × 2.90 mm, optimized for space-constrained PCB layouts and compatible with standard pick-and-place assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - SRT | Reset timeout programming input | Connect external capacitor to GND; sets tRP = 2000 × C1 (ms, C1 in µF). Leave floating for minimum delay. |
| 2 - GND | Ground reference | Primary return path for internal circuitry and reset comparator reference. |
| 3 - VCC1 | Internal supply tie | Must be connected directly to VCC (Pin 4); not functional as independent input. |
| 4 - VCC | Supply voltage and monitor input | Monitored rail; reset asserts when VCC falls below 2.75 V; valid operation down to 0.5 V. |
| 5 - Reset | Open-drain reset output | Active-low signal; requires external pullup (20 kΩ typical); sinks ≤10 mA. |
Key Features
| Feature | Design Value |
|---|---|
| ±1% reset threshold accuracy over temperature | Guarantees consistent POR timing across –20°C to 85°C without calibration. |
| Programmable reset timeout via external capacitor | Enables precise, application-specific delay tuning (e.g., 200 ms with 100 nF) without trimming resistors. |
| Immunity to short VCC transients | Rejects sub-microsecond glitches up to 100 mV below threshold, reducing false resets in noisy environments. |
| Low 16 µA quiescent current | Minimizes standby power draw in always-on monitoring circuits and extends battery runtime. |
| Reset valid down to VCC = 0.5 V | Ensures system reset integrity even during deep brownout or ultra-low-power wake-up sequences. |
Applications
| Microprocessor Power Monitoring | Portable Medical Devices |
|---|---|
|
Use Scenario: Supervising 2.8 V core supply of an ARM Cortex-M4 MCU during cold start and battery depletion. IC Role / Device Role / Timing Role: Voltage supervisor asserting active-low reset until VCC exceeds 2.75 V and sustains for ≥2 ms. Use Value: Prevents illegal instruction execution by holding MCU in reset until stable 2.8 V rail is confirmed. |
Use Scenario: Ensuring safe boot sequence in handheld glucose meters powered by single-cell Li-ion (3.0–4.2 V). IC Role / Device Role / Timing Role: Monitoring battery voltage decay; triggers controlled shutdown before critical undervoltage. Use Value: Eliminates data corruption risk during low-battery operation while maintaining <16 µA sleep current. |
| Industrial Sensor Nodes | Smart Metering Modules |
|
Use Scenario: Validating 3.3 V LDO output powering LoRaWAN transceiver and MEMS accelerometer. IC Role / Device Role / Timing Role: Providing glitch-immune reset during RF transmission-induced supply sag. Use Value: Avoids communication lockup by rejecting transient dips <100 ns wide and >50 mV deep. |
Use Scenario: Enabling reliable firmware update recovery in electricity meters with backup supercapacitor holdup. IC Role / Device Role / Timing Role: Generating extended reset pulse (≥100 ms) after capacitor recharge completes. Use Value: Guarantees complete MCU initialization before metering firmware resumes sampling. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar voltage supervisor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3808G125DBVR | Fixed 1.25 V threshold; 360 ms factory-programmed timeout; 1.5 µA IQ | Not suitable for 2.75 V rail monitoring; lower IQ but inflexible timing | Select only if system uses 1.25 V reference and fixed delay suffices. |
| MAX6326UT27D3+T | 2.7 V threshold (±2.5%); 140 ms min timeout; 2.5 µA IQ; SC70-5 package | Slightly looser threshold tolerance; shorter min timeout; smaller footprint but higher thermal resistance | Prefer for ultra-low-power designs where 2.5% threshold error is acceptable and SC70 layout is preferred. |
Compared with LP3470IM5-2.75/NOPB, TPS3808G125DBVR offers lower quiescent current but lacks adjustable timing and correct threshold; MAX6326UT27D3+T matches voltage closely but trades threshold accuracy for size and IQ, requiring revalidation of brownout margins.
Availability
LP3470IM5-2.75/NOPB is available at Aetrix Electronics and suitable for microprocessor power monitoring, portable medical devices, industrial sensor nodes, and smart metering modules requiring stable component supply and long-term manufacturability.
Supply support for LP3470IM5-2.75/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog and embedded processing technologies, with leadership in power management, signal chain, and high-reliability IC design.
The LP3470IM5-2.75/NOPB belongs to TI's voltage supervisor product line, engineered for precision power monitoring in battery-powered and industrial systems where reset accuracy, low IQ, and transient immunity are critical.
FAQ
What is the exact reset threshold voltage of LP3470IM5-2.75/NOPB?
The LP3470IM5-2.75/NOPB has a factory-programmed reset threshold of 2.75 V with ±1% accuracy over the operating temperature range of –20°C to 85°C. This specification is guaranteed by production testing and applies to all units shipped under this orderable part number.
How do I set the reset timeout period for LP3470IM5-2.75/NOPB?
The reset timeout period (tRP) of LP3470IM5-2.75/NOPB is set by connecting a capacitor between Pin 1 (SRT) and GND. Use the formula tRP (ms) = 2000 × C1 (µF); for example, a 100 nF capacitor yields 200 ms. Leaving SRT floating disables the timeout extension.
Does LP3470IM5-2.75/NOPB require an external pullup resistor on the Reset pin?
Yes, LP3470IM5-2.75/NOPB features an open-drain Reset output and requires an external pullup resistor to VCC. The recommended value is 20 kΩ, within the supported range of 0.68 kΩ to 68 kΩ, to ensure proper logic-high level while limiting sink current to ≤10 mA.
Can LP3470IM5-2.75/NOPB operate reliably below 1 V supply voltage?
Yes, LP3470IM5-2.75/NOPB guarantees reset functionality down to VCC = 0.5 V. Its internal circuitry remains active and asserts Reset correctly even during deep brownout conditions, making it suitable for ultra-low-voltage wake-up supervision.
Is LP3470IM5-2.75/NOPB pin-compatible with other LP3470 variants?
Yes, all LP3470 variants-including LP3470IM5-2.75/NOPB-share identical 5-pin SOT-23 (DBV) packaging and pinout. Only the reset threshold voltage differs between part numbers; no PCB redesign is needed when substituting within the LP3470 family.
LP3470IM5-2.75/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- SC-74A, SOT-753
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 2.75V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 1ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-5
LP3470IM5-2.75/NOPB FAQ
1.How can I place an order for LP3470IM5-2.75/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for LP3470IM5-2.75/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LP3470IM5-2.75/NOPB reliable?
The price and inventory of LP3470IM5-2.75/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LP3470IM5-2.75/NOPB is usually 5 days.
3.What payment methods are accepted for LP3470IM5-2.75/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LP3470IM5-2.75/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LP3470IM5-2.75/NOPB?
LP3470IM5-2.75/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LP3470IM5-2.75/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LP3470IM5-2.75/NOPB?
For technical support, including LP3470IM5-2.75/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LP3470IM5-2.75/NOPB requirements.
6.How does Aetrix verify that LP3470IM5-2.75/NOPB is sourced from the original manufacturer or authorized distributors?
All LP3470IM5-2.75/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LP3470IM5-2.75/NOPB meets industry standards.
7.What is the process for return or replacement of LP3470IM5-2.75/NOPB?
All LP3470IM5-2.75/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LP3470IM5-2.75/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LP3470IM5-2.75/NOPB part is unused and in its original packaging.
Return procedure for LP3470IM5-2.75/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LP3470IM5-2.75/NOPB Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
