Texas Instruments LP3470M5-3.08/NOPB
- Part No.:
- LP3470M5-3.08/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Supervisors
- Package:
- SC-74A, SOT-753
- Datasheet:
-
LP3470M5-3.08/NOPB.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL SOT23-5
- Quantity:
- Payment:

- Shipping:

Inventory:4,882
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LP3470M5-3.08/NOPB from Texas Instruments is a micropower voltage supervisor IC with 3.08 V ±1% reset threshold, programmable reset time-out via external capacitor, open-drain active-low reset output, and operation down to VCC = 0.5 V. It monitors microprocessor supply rails in battery-powered systems to ensure reliable power-on-reset and brownout protection.
For engineers reviewing the LP3470M5-3.08/NOPB datasheet, LP3470M5-3.08/NOPB pinout, LP3470M5-3.08/NOPB application, or LP3470M5-3.08/NOPB equivalent, key selection criteria include reset threshold accuracy over temperature, quiescent current (16 µA typical), SOT-23-5 package compatibility, and external capacitor–programmable delay timing.
Technical Context
The LP3470M5-3.08/NOPB implements a precision bandgap-based voltage reference with hysteresis (35 mV typical) and internal comparator to assert reset when VCC falls below 3.08 V. Its reset assertion remains active for a user-defined interval after VCC recovers, determined by an external capacitor on the SRT pin using tRP = 2000 × C1 (C1 in µF, tRP in ms).
It features immunity to short VCC transients, guaranteed reset validity down to 0.5 V supply, and operates across 0°C to 70°C ambient (commercial grade). The open-drain Reset output requires an external pullup resistor (0.68–68 kΩ), and pin VCC1 is internally tied to VCC for stable biasing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reset Threshold | 3.08 V ±1% over temperature - ensures precise power-rail monitoring without calibration. |
| Quiescent Current | 16 µA typical at 4.5 V - enables multi-year battery life in portable equipment. |
| Operating Voltage Range | 0.5 V to 5.5 V - supports valid reset assertion even during deep brownout or ultra-low-power wake-up. |
| Reset Output Type | Open-drain, active-low - allows wired-OR configuration and flexible voltage-level interfacing. |
| Reset Time-Out Period | Programmable via external capacitor (e.g., 2 ms with 1 nF) - eliminates fixed-delay compromises in POR timing design. |
| Hysteresis Voltage | 35 mV typical - prevents chatter during slow VCC recovery near threshold. |
| VCC to Reset Delay | 100 µs typical - provides fast response to supply collapse without false triggering on noise. |
Pinout & Package
LP3470M5-3.08/NOPB is housed in a 5-pin SOT-23 (DBV) package, 1.60 mm × 2.90 mm body size, with moisture sensitivity level (MSL) 1 and lead finish Sn (matte tin).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - SRT | Reset time-out programming input | Connect external capacitor to GND; sets tRP = 2000 × C1 (µF → ms); leave floating for minimum delay. |
| 2 - GND | Ground reference | Primary return path for internal circuitry and reset output sink current. |
| 3 - VCC1 | Internal bias supply | Must be connected directly to VCC (Pin 4); not externally accessible or configurable. |
| 4 - VCC | Supply and monitored voltage input | Monitors system rail; powers internal circuitry; reset asserts when VCC < 3.08 V. |
| 5 - Reset | Open-drain reset output | Active-low signal; requires external pullup; sinks up to 4 mA; valid down to VCC = 0.5 V. |
Key Features
| Feature | Design Value |
|---|---|
| ±1% reset threshold accuracy over temperature | Eliminates need for external trimming or system-level recalibration across –20°C to 85°C. |
| Programmable reset timeout via single capacitor | Enables precise POR timing alignment with processor startup requirements without firmware or additional logic. |
| Immunity to short VCC transients | Rejects sub-microsecond negative glitches, reducing false resets in noisy power environments. |
| Low 16 µA quiescent current | Minimizes standby power draw in always-on supervisory applications such as IoT edge nodes. |
| Valid reset output down to 0.5 V VCC | Ensures deterministic system reset behavior during deep undervoltage conditions and cold-start scenarios. |
Applications
| Microprocessor Power-On Reset | Battery-Powered Instrumentation |
|---|---|
|
Use Scenario: Ensuring clean boot sequence for ARM Cortex-M or RISC-V microcontrollers after cold start or brownout. IC Role / Device Role / Timing Role: Voltage supervisor providing factory-trimmed 3.08 V threshold and programmable reset hold-off to meet MCU's tRST requirement. Use Value: Prevents corrupted register states or flash writes by guaranteeing reset remains asserted until VCC stabilizes above 3.08 V for ≥2 ms (configurable). |
Use Scenario: Maintaining system integrity in handheld multimeters or portable data loggers operating from coin-cell or Li-ion sources. IC Role / Device Role / Timing Role: Low-quiescent supervisor enabling >5-year shelf life while detecting end-of-battery voltage sag. Use Value: 16 µA ICC and 0.5 V operational floor allow continuous monitoring without accelerating battery drain. |
| Industrial Control Module | Network Edge Sensor Node |
|
Use Scenario: Securing safe startup of PLC I/O modules exposed to 24 V DC rail fluctuations and EMI. IC Role / Device Role / Timing Role: Immune-to-transient supervisor asserting reset during line dips or switching noise on shared power bus. Use Value: 35 mV hysteresis and glitch rejection prevent spurious resets that could disrupt fieldbus communication or actuator control. |
Use Scenario: Enabling robust wake-from-sleep behavior in LoRaWAN or NB-IoT sensor endpoints powered by energy harvesting. IC Role / Device Role / Timing Role: Micropower supervisor coordinating with ultra-low-power MCU to validate supply before RF transmission. Use Value: Programmable tRP aligns reset release with MCU's internal clock stabilization time, avoiding race conditions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar voltage supervisor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3808G33DBVR | Fixed 3.3 V threshold (±0.5%), 350 nA IQ, no external capacitor delay - uses internal timer. | Lower power but less timing flexibility; better for space-constrained designs where fixed delay suffices. | Select if ultra-low IQ dominates over programmability and 3.3 V threshold is acceptable. |
| MAX6326LT31D2T | 3.08 V threshold (±1.5%), 1.6 µA IQ, fixed 200 ms delay, SOT-23-5 - no external capacitor required. | Higher threshold tolerance and fixed timing reduce BOM count but limit adaptability to varying MCU specs. | Select if production volume justifies fixed-timing simplification and 1.5% threshold error is within system margin. |
Compared with LP3470M5-3.08/NOPB, TPS3808G33DBVR offers significantly lower quiescent current but lacks programmable delay and has a higher fixed threshold; MAX6326LT31D2T provides plug-and-play timing but trades threshold accuracy and adjustability for integration simplicity.
Availability
LP3470M5-3.08/NOPB is available at Aetrix Electronics and suitable for microprocessor power-on-reset, battery-powered instrumentation, industrial control modules, and network edge sensor nodes requiring stable component supply and long-term manufacturability.
Supply support for LP3470M5-3.08/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and high-reliability components for industrial, automotive, and communications markets.
The LP3470 series was designed specifically for precision, low-power voltage supervision in resource-constrained digital systems-emphasizing accuracy, programmability, and robustness in commercial-grade applications.
FAQ
What is the exact reset threshold voltage of the LP3470M5-3.08/NOPB?
The LP3470M5-3.08/NOPB has a factory-programmed reset threshold of 3.08 V with ±1% accuracy over the full operating temperature range (–20°C to 85°C). This value is specified in the Electrical Characteristics table under VRTH and confirmed in the Mechanical, Packaging, and Orderable Information section of the TI datasheet SNVS003G.
How do I calculate the reset time-out period for the LP3470M5-3.08/NOPB?
The reset time-out period (tRP) for LP3470M5-3.08/NOPB is calculated using tRP (ms) = 2000 × C1, where C1 is the capacitance in µF connected between the SRT pin and GND. For example, a 100 nF (0.1 µF) capacitor yields a 200 ms delay. The equation is validated in Section 7.3.1 and Table 1 of the official TI datasheet.
Does the LP3470M5-3.08/NOPB require an external pullup resistor on the Reset pin?
Yes, the LP3470M5-3.08/NOPB features an open-drain Reset output and requires an external pullup resistor (0.68 kΩ to 68 kΩ) connected to VCC. A typical value of 20 kΩ is recommended per Section 7.3.3 of the datasheet to ensure proper logic-high level while limiting sink current to ≤4 mA.
Can the LP3470M5-3.08/NOPB operate with supply voltages below 1 V?
Yes, the LP3470M5-3.08/NOPB guarantees valid reset assertion down to VCC = 0.5 V, as stated in the Electrical Characteristics table (VOL test condition) and Section 3 Description. This enables reliable supervision during ultra-low-voltage brownout or energy-harvesting startup sequences.
What is the package type and footprint compatibility of the LP3470M5-3.08/NOPB?
The LP3470M5-3.08/NOPB uses a 5-pin SOT-23 (DBV) package with 1.60 mm × 2.90 mm body size and standard JEDEC MO-178AC outline. It shares footprint and solder reflow profile (MSL Level-1, 260°C peak) with other SOT-23-5 supervisors, enabling drop-in replacement in existing layouts where pin functions match.
LP3470M5-3.08/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- SC-74A, SOT-753
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Not For New Designs
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 3.08V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 1ms Minimum
- Operating Temperature:
- -20°C ~ 85°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-5
LP3470M5-3.08/NOPB FAQ
1.How can I place an order for LP3470M5-3.08/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for LP3470M5-3.08/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LP3470M5-3.08/NOPB reliable?
The price and inventory of LP3470M5-3.08/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LP3470M5-3.08/NOPB is usually 5 days.
3.What payment methods are accepted for LP3470M5-3.08/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LP3470M5-3.08/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LP3470M5-3.08/NOPB?
LP3470M5-3.08/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LP3470M5-3.08/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LP3470M5-3.08/NOPB?
For technical support, including LP3470M5-3.08/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LP3470M5-3.08/NOPB requirements.
6.How does Aetrix verify that LP3470M5-3.08/NOPB is sourced from the original manufacturer or authorized distributors?
All LP3470M5-3.08/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LP3470M5-3.08/NOPB meets industry standards.
7.What is the process for return or replacement of LP3470M5-3.08/NOPB?
All LP3470M5-3.08/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LP3470M5-3.08/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LP3470M5-3.08/NOPB part is unused and in its original packaging.
Return procedure for LP3470M5-3.08/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LP3470M5-3.08/NOPB Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
