Texas Instruments LP38693QSDX-3.3/NOPB
- Part No.:
- LP38693QSDX-3.3/NOPB
- Manufacturer:
- Texas Instruments
- Package:
- 6-WDFN Exposed Pad
- Datasheet:
-
LP38693QSDX-3.3/NOPB.pdf
- Description:
- IC REG LINEAR 3.3V 500MA 6WSON
- Quantity:
- Payment:

- Shipping:

Inventory:5,263
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LP38693QSDX-3.3/NOPB from Texas Instruments is a 500-mA, 3.3-V fixed-output CMOS low-dropout linear regulator in a 6-pin WSON package with exposed thermal pad. It features 250 mV typical dropout at 500 mA (VOUT = 5 V), ±2% output accuracy over –40°C to 125°C, and stable operation with only 1-µF ceramic output capacitance. It is used in battery-powered portable instrumentation where compact size, low quiescent current, and remote sensing capability are critical.
For engineers reviewing the LP38693QSDX-3.3/NOPB datasheet, LP38693QSDX-3.3/NOPB pinout, LP38693QSDX-3.3/NOPB application, or LP38693QSDX-3.3/NOPB equivalent, key selection considerations include enable-controlled power sequencing, SNS pin support for remote voltage sensing, thermal shutdown behavior at 160°C, and compatibility with ultra-low-ESR ceramic capacitors without external compensation.
Technical Context
The LP38693QSDX-3.3/NOPB uses a PMOS pass transistor architecture enabling ground pin current under 100 µA across load, input voltage, and temperature - eliminating base-drive losses. Its internal trimmed bandgap reference and feedback loop deliver tight DC regulation and fast transient response, supported by foldback current limiting that scales with VIN–VOUT differential (e.g., ~350 mA limit at >5 V drop, ~850 mA at <4 V drop).
Unlike the LP38691, the LP38693QSDX-3.3/NOPB integrates an active-enable logic input (EN) referenced to GND, requiring ≥3 V at VIN = 6 V to fully turn on, and supports shutdown with ≤0.4 V input. The SNS pin - present only in WSON variants - enables Kelvin-sense connection directly at the load to cancel PCB trace IR drop, ensuring regulated voltage accuracy at point-of-load.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 3.3 V ±2% over –40°C to 125°C - ensures stable core/peripheral rail for microcontrollers and sensors without external resistors. |
| Max Output Current | 500 mA continuous - sufficient for single-core processors, ADCs, and RF front-ends in portable systems. |
| Dropout Voltage | 330 mV typical at 500 mA (VOUT = 3.3 V) - enables operation down to VIN = 3.63 V, extending battery runtime in Li-ion and multi-cell alkaline applications. |
| Quiescent Current | 55 µA typical at full load - minimizes standby power loss; drops to 1 µA in shutdown mode via EN pin. |
| PSRR | 55 dB at 120 Hz - suppresses ripple from switching pre-regulators or noisy DC/DC stages feeding the LDO input. |
| Thermal Shutdown | Activates at 160°C junction temperature with 10°C hysteresis - protects against sustained overload or poor PCB thermal design. |
| Enable Threshold | VEN(ON) = 3.0 V min at VIN = 6 V - compatible with standard 3.3-V GPIOs for controlled power-up sequencing. |
Pinout & Package
The LP38693QSDX-3.3/NOPB is housed in a 3.0 mm × 3.0 mm, 6-pin WSON package with exposed thermal pad (DAP) on the bottom for enhanced heat dissipation. The DAP must be soldered to a PCB copper plane per TI AN-1187 for thermal performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN (Pins 1 & 6) | Input supply connection | Both pins must be tied together externally; each rated for ≤250 mA - enables high-current routing while maintaining low inductance. |
| GND (Pin 2) | Power and signal reference ground | Primary ground return path; thermally coupled to die - requires low-impedance connection to PCB ground plane. |
| OUT (Pin 3) | Regulated output voltage | Delivers 3.3 V to load; connects to SNS for remote sensing or directly to local bypass capacitor. |
| SNS (Pin 5) | Remote output voltage sense | Connects directly to load-side of output trace to compensate for IR drop - improves load regulation accuracy to ±0.5% typical. |
| EN (Pin 4) | Active-high enable control | Pulled high to enable regulation; pulled ≤0.4 V to disable output and reduce IQ to 1 µA - enables system-level power gating. |
| DAP (Exposed Pad) | Thermal interface | Not electrically connected; must be soldered to ≥100 mm² copper area for RθJB = 24.9°C/W - critical for 125°C ambient operation at full load. |
Key Features
| Feature | Design Value |
|---|---|
| Stable with 1-µF ceramic output capacitor | Eliminates need for large tantalum or aluminum electrolytics - reduces board area, cost, and aging-related drift in portable designs. |
| PMOS pass element architecture | Ground pin current remains ≤55 µA at full 500 mA load - simplifies ground partitioning and improves PSRR vs. NMOS-based LDOs. |
| Remote sensing (SNS pin) | Compensates for up to 100 mΩ PCB trace resistance between regulator and load - maintains ±2% output accuracy at point-of-load. |
| Foldback current limiting | Reduces short-circuit current as VIN–VOUT increases - limits power dissipation during fault conditions and eases thermal design. |
| Thermal shutdown with hysteresis | Shuts down at 160°C and re-enables at 150°C - prevents latch-up during intermittent overload while protecting silicon integrity. |
Applications
| Hard Disk Drive Power Management | Notebook Computer Core Rail |
|---|---|
Use Scenario: Supplies 3.3-V logic and interface circuitry in 2.5-inch HDDs with tight thermal constraints and burst current demands. IC Role / Device Role / Timing Role: Primary post-regulator delivering clean, low-noise 3.3-V rail to SATA PHY and servo controller ICs. Use Value: 55-dB PSRR at 120 Hz suppresses ripple from upstream buck converters; 330-mV dropout extends operational time during battery sag. |
Use Scenario: Powers USB controller, touchpad, and embedded controller (EC) in ultraportable notebooks with dynamic load profiles. IC Role / Device Role / Timing Role: Enable-controlled auxiliary LDO providing sequenced 3.3-V supply synchronized with main CPU rail. Use Value: EN pin allows OS-driven sleep/wake coordination; 1-µA shutdown IQ preserves battery charge during suspend-to-RAM states. |
| Battery-Powered Portable Instrumentation | Industrial Sensor Node Power |
Use Scenario: Powers precision analog front-end (AFE), microcontroller, and wireless transceiver in handheld multimeters and data loggers. IC Role / Device Role / Timing Role: Single-chip 3.3-V source supporting mixed-signal operation with low noise and high DC accuracy. Use Value: 0.7 µV/√Hz output noise avoids degrading 16-bit ADC SNR; ±2% tolerance ensures consistent sensor calibration across temperature. |
Use Scenario: Delivers regulated 3.3-V supply to LoRaWAN or NB-IoT sensor nodes operating in unattended outdoor environments. IC Role / Device Role / Timing Role: High-reliability LDO meeting extended temperature range (–40°C to 125°C) and AEC-Q100 Grade 1 stress requirements. Use Value: Guaranteed operation at 125°C ambient enables enclosure mounting near heat sources; WSON package resists mechanical shock and vibration. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar low-dropout linear regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPL7407LDR | 7-channel 500-mA N-channel array with integrated logic; no SNS pin; higher IQ (250 µA); 400-mV dropout at 500 mA. | Designed for driving LEDs/relays; lacks remote sensing and precision 3.3-V fixed output - unsuitable for point-of-load regulation. | Select LP38693QSDX-3.3/NOPB when single-rail precision, low noise, and SNS capability are required; choose TPL7407LDR only for multi-load switching. |
| TPS7A2033PDQNR | 300-mA, 3.3-V LDO in 1-mm² X2SON; 170-mV dropout at 300 mA; 6.5-µA IQ; no EN or SNS pins; ±1% accuracy. | Optimized for ultra-low-power always-on rails; lacks enable control and remote sensing - cannot replace LP38693QSDX-3.3/NOPB in sequenced or high-accuracy loads. | LP38693QSDX-3.3/NOPB remains preferred for 500-mA, EN-controlled, SNS-enabled 3.3-V regulation; TPS7A2033PDQNR fits space-constrained, low-IQ bias rails only. |
Compared with TPL7407LDR and TPS7A2033PDQNR, the LP38693QSDX-3.3/NOPB uniquely combines 500-mA capability, enable control, remote sensing, and ±2% accuracy in a thermally robust WSON package - making it irreplaceable for high-fidelity, sequenced, and point-of-load 3.3-V regulation in portable industrial systems.
Availability
LP38693QSDX-3.3/NOPB is available at Aetrix Electronics and suitable for battery-powered devices, portable instrumentation, and notebook computer subsystems requiring stable component supply, long-term lifecycle support, and guaranteed AEC-Q100-compliant variants.
Supply support for LP38693QSDX-3.3/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, designing and manufacturing analog ICs, embedded processors, and system-on-chip solutions for industrial, automotive, and consumer markets.
The LP38693QSDX-3.3/NOPB belongs to TI's LP3869x family of CMOS LDOs engineered for portable, battery-powered digital systems demanding fast start-up, low dropout, and ceramic-capacitor stability - especially where space, thermal performance, and enable-controlled sequencing are critical.
FAQ
What is the minimum input voltage required for LP38693QSDX-3.3/NOPB to regulate 3.3 V output?
The LP38693QSDX-3.3/NOPB requires VIN ≥ (VOUT + VDO) or 2.7 V, whichever is higher. With a typical dropout of 330 mV at 500 mA, the minimum functional VIN is 3.63 V. Below 2.7 V, internal circuitry is nonfunctional; regulation begins only once VIN exceeds both the dropout threshold and 2.7 V.
Does LP38693QSDX-3.3/NOPB require external compensation components?
No. The LP38693QSDX-3.3/NOPB is internally compensated and stable with only a 1-µF ceramic output capacitor - no ESR requirements or external RC networks needed. This eliminates tuning effort and improves reliability versus older LDOs requiring specific capacitor types or values.
How does the SNS pin on LP38693QSDX-3.3/NOPB improve regulation accuracy?
The SNS pin on LP38693QSDX-3.3/NOPB enables remote voltage sensing at the load, closing the feedback loop directly at the point-of-load. This cancels voltage drop across PCB traces and connectors, improving load regulation accuracy from ±2% (local sense) to ±0.5% typical - critical for precision analog or high-speed digital loads.
Can LP38693QSDX-3.3/NOPB be used in automotive applications?
Yes - the LP38693QSDX-3.3/NOPB is the commercial-grade version of the AEC-Q100 Grade 1 qualified LP38693-Q1. While LP38693QSDX-3.3/NOPB itself is not Q100-certified, its identical electrical and thermal specifications make it suitable for non-safety-critical automotive subsystems (e.g., infotainment peripherals) when validated per customer requirements.
What happens to LP38693QSDX-3.3/NOPB during thermal shutdown?
When the junction temperature reaches 160°C, LP38693QSDX-3.3/NOPB disables the output and enters thermal shutdown. It remains off until the junction cools to ~150°C (10°C hysteresis), then automatically resumes regulation. Continuous cycling indicates insufficient PCB copper or excessive power dissipation - redesign thermal layout before deployment.
LP38693QSDX-3.3/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 6-WDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 10V
- Voltage - Output (Min/Fixed):
- 3.3V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.55V @ 500mA
- Current - Output:
- 500mA
- Current - Quiescent (Iq):
- 55 µA
- Current - Supply (Max):
- 100 µA
- PSRR:
- 55dB (120Hz)
- Control Features:
- Enable
- Protection Features:
- Over Temperature
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-WSON (3x3)
LP38693QSDX-3.3/NOPB FAQ
1.How can I place an order for LP38693QSDX-3.3/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for LP38693QSDX-3.3/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LP38693QSDX-3.3/NOPB reliable?
The price and inventory of LP38693QSDX-3.3/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LP38693QSDX-3.3/NOPB is usually 5 days.
3.What payment methods are accepted for LP38693QSDX-3.3/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LP38693QSDX-3.3/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LP38693QSDX-3.3/NOPB?
LP38693QSDX-3.3/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LP38693QSDX-3.3/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LP38693QSDX-3.3/NOPB?
For technical support, including LP38693QSDX-3.3/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LP38693QSDX-3.3/NOPB requirements.
6.How does Aetrix verify that LP38693QSDX-3.3/NOPB is sourced from the original manufacturer or authorized distributors?
All LP38693QSDX-3.3/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LP38693QSDX-3.3/NOPB meets industry standards.
7.What is the process for return or replacement of LP38693QSDX-3.3/NOPB?
All LP38693QSDX-3.3/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LP38693QSDX-3.3/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LP38693QSDX-3.3/NOPB part is unused and in its original packaging.
Return procedure for LP38693QSDX-3.3/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LP38693QSDX-3.3/NOPB Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

