Texas Instruments LP3873ES-3.3/NOPB
- Part No.:
- LP3873ES-3.3/NOPB
- Manufacturer:
- Texas Instruments
- Package:
- TO-263-6, D2PAK (5 Leads + Tab), TO-263BA
- Datasheet:
-
LP3873ES-3.3/NOPB.pdf
- Description:
- IC REG LIN 3.3V 3A DDPAK/TO263-5
- Quantity:
- Payment:

- Shipping:

Inventory:273
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LP3873ES-3.3/NOPB from Texas Instruments is a 3A ultra-low-dropout linear regulator delivering a fixed 3.3V output with ±1.5% accuracy at room temperature, 800mV dropout at 3A load, and 6mA ground pin current under full load. It operates from 2.5V to 7.0V input, features active error flag monitoring, shutdown control, and is optimized for microprocessor core power in space-constrained industrial and embedded systems.
For engineers reviewing the LP3873ES-3.3/NOPB datasheet, LP3873ES-3.3/NOPB pinout, LP3873ES-3.3/NOPB application, or LP3873ES-3.3/NOPB equivalent, key selection criteria include dropout performance at 3A, remote-sense capability (not supported on LP3873 variant), thermal derating in TO-220/TO-263 packages, and low-noise operation (150µVrms, 10Hz–100kHz) for sensitive analog rails.
Technical Context
The LP3873ES-3.3/NOPB uses a CMOS-based PMOS pass transistor architecture enabling ultra-low quiescent current independent of load, fast transient response (<25µs turn-on delay), and stable operation with ≥10µF output capacitance. Its error flag comparator monitors VOUT against a 10% threshold with hysteresis and open-drain output requiring external pull-up.
Unlike the LP3876 variant, the LP3873ES-3.3/NOPB lacks a dedicated SENSE pin - regulation occurs at the VOUT pin only, making it suitable for local regulation where PCB trace resistance is negligible. Shutdown is controlled via a CMOS-compatible SD pin with <1nA input leakage and 1µA quiescent current in disabled state.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 3.3V ±1.5% (25°C), ±3.0% over −40°C to +125°C junction range - ensures stable core rail for 3.3V logic and I/O interfaces. |
| Max Output Current | 3A DC continuous - supports high-current FPGA I/O banks, DSP cores, and ASIC auxiliary rails without current limiting. |
| Dropout Voltage | 800mV at 3A load - enables operation from 4.1V input when regulating 3.3V, critical for battery-powered or post-regulation applications. |
| Ground Pin Current | 6mA at 3A load - low bias current minimizes total system power loss and simplifies thermal design vs. bipolar LDOs. |
| PSRR | 57dB at 120Hz, VIN = VOUT + 0.5V - suppresses ripple from upstream switching supplies, reducing need for additional filtering. |
| Output Noise | 150µVrms (10Hz–100kHz) - low enough for powering ADC references, PLLs, and RF front-end bias without added LDO staging. |
| Error Flag Threshold | −10% of nominal VOUT with hysteresis - provides reliable undervoltage detection for system-level fault logging or graceful shutdown. |
Pinout & Package
LP3873ES-3.3/NOPB is housed in a 5-pin TO-220 package (NDH0005D) with exposed tab for thermal conduction. The package is lead (Pb)-free and RoHS-compliant per /NOPB suffix.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - SD | Shutdown Input | CMOS-compatible active-low enable; must be pulled high via 10kΩ resistor if not driven - disables regulator and reduces IQ to 1µA. |
| 2 - VIN | Input Supply | Primary power input (2.5V–7.0V); connects to bulk capacitor; internal parasitic diode allows reverse current up to 200mA DC if VOUT > VIN. |
| 3 - GND | Power Ground | Common return path for input/output currents and internal circuitry; requires single-point Kelvin connection to minimize noise coupling. |
| 4 - VOUT | Regulated Output | 3.3V regulated output; connects directly to load and output capacitor; voltage sensed here (no remote sense capability). |
| 5 - ERROR | Error Flag Output | Open-drain output asserting low when VOUT drops >10% below nominal; requires external pull-up; invalid during shutdown. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low dropout | 800mV at 3A enables use with tight input margins - e.g., 4.1V input for 3.3V rail in battery-backed systems. |
| Fast transient response | 25µs turn-on delay and rapid load-step recovery support dynamic CPU/DSP core loads without brownout. |
| Integrated protection | Thermal shutdown, current limiting, and short-circuit foldback prevent damage during fault conditions without external circuitry. |
| Low-noise regulation | 150µVrms broadband noise avoids signal integrity degradation in mixed-signal SoC power domains. |
| High accuracy over temp | ±3.0% output tolerance across −40°C to +125°C ensures timing margin compliance in automotive and industrial environments. |
Applications
| Microprocessor Core Power | GTL/GTL+ Bus Termination |
|---|---|
Use Scenario: Powers 3.3V I/O domains of FPGAs or microcontrollers with burst current demands up to 3A. IC Role / Device Role / Timing Role: Primary local LDO delivering clean, low-noise 3.3V supply with fast transient response to maintain logic-level integrity. Use Value: Prevents I/O voltage droop during high-speed data bursts, eliminating setup/hold violations in parallel bus interfaces. |
Use Scenario: Provides precision 3.3V termination voltage for GTL/GTL+ signaling standards in server memory subsystems. IC Role / Device Role / Timing Role: Fixed-output LDO supplying stable termination reference independent of load current variation. Use Value: Maintains <±1.5% output accuracy to meet GTL+ VTT tolerance requirements, ensuring signal eye opening and noise margin. |
| DSP Power Supply | SCSI Terminator |
Use Scenario: Supplies 3.3V analog and digital sections of audio or baseband DSPs with simultaneous high-current and low-noise needs. IC Role / Device Role / Timing Role: Dual-role regulator delivering both power and low-noise bias for ADC/DAC reference circuits. Use Value: 150µVrms noise floor preserves SNR in 24-bit audio processing paths without requiring secondary filtering. |
Use Scenario: Generates precise 3.3V termination for Ultra SCSI and LVD SCSI backplanes in storage controllers. IC Role / Device Role / Timing Role: High-accuracy, high-stability voltage source for passive termination networks. Use Value: ±1.5% initial accuracy and 0.08% load regulation ensure impedance matching across all SCSI device counts and cable lengths. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS75733KTTT | 3A LDO with 220mV dropout at 3A, 80µVrms noise, but requires minimum 2.7V input and lacks ERROR flag. | Better efficiency in low-VIN scenarios; unsuitable where fault reporting or <2.7V input is required. | Select when lowest possible dropout and noise are prioritized over fault visibility and wide input range. |
| LP3876ES-3.3/NOPB | Same family, identical electrical specs except includes SENSE pin for remote load regulation - no ERROR pin. | Enables accurate regulation at point-of-load with PCB trace resistance; not compatible for ERROR-driven monitoring. | Choose when load is physically remote from regulator and error flag is unnecessary; requires layout change for SENSE routing. |
Compared with TPS75733KTTT, LP3873ES-3.3/NOPB offers wider input range and integrated fault indication but higher dropout; versus LP3876ES-3.3/NOPB, it trades remote sensing for real-time output health monitoring - critical for safety-aware systems.
Availability
LP3873ES-3.3/NOPB is available at Aetrix Electronics and suitable for microprocessor power supplies, GTL/GTL+ bus terminators, and DSP power supplies requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.
Supply support for LP3873ES-3.3/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with decades of LDO design heritage focused on performance, reliability, and manufacturability.
The LP3873 series belongs to TI's ultra-low-dropout linear regulator product line, engineered specifically for high-current, low-noise, and fast-transient applications in computing, communications, and industrial control systems.
FAQ
What is the minimum input voltage required for LP3873ES-3.3/NOPB to regulate 3.3V at 3A?
The minimum input voltage is determined by dropout: VIN(min) = VOUT + VDROPOUT = 3.3V + 0.8V = 4.1V at 3A load. Per operating ratings, VIN must also be ≥2.5V - so 4.1V governs. Below this, LP3873ES-3.3/NOPB enters dropout and cannot maintain regulation. Always verify thermal limits at this condition using θJA derating curves.
Does LP3873ES-3.3/NOPB support remote voltage sensing like the LP3876 variant?
No. LP3873ES-3.3/NOPB does not have a SENSE pin - its feedback is internal to the VOUT pin only. Regulation accuracy at the load depends entirely on PCB trace resistance between VOUT and the load. For remote loads, LP3876ES-3.3/NOPB or external resistive feedback networks are required to compensate for IR drop.
How should the ERROR pin of LP3873ES-3.3/NOPB be interfaced in a system?
The ERROR pin is an open-drain output that pulls low when VOUT falls >10% below 3.3V. It requires an external pull-up resistor (10kΩ–1MΩ) to VIN or another logic supply. Do not leave floating. If unused, connect ERROR directly to GND. Note: ERROR is invalid during shutdown - it reflects only regulation status during active operation.
What output capacitor is required for stable operation of LP3873ES-3.3/NOPB?
A minimum 10µF output capacitor with ESR ≤100mΩ is required for stability across 0–3A load. Ceramic (X7R/X5R), tantalum, or OSCON types are recommended. Aluminum electrolytics are discouraged due to high ESR variation with temperature. Place capacitor within 1 cm of VOUT/GND pins using Kelvin traces to avoid ground loop instability.
Can LP3873ES-3.3/NOPB be used in automotive applications requiring −40°C to +125°C operation?
Yes. LP3873ES-3.3/NOPB is specified for −40°C to +125°C junction temperature operation, with guaranteed 3A output, ±3.0% output tolerance, and functional ERROR/SD behavior across this range. Thermal design must ensure junction temperature stays within limits - use appropriate copper area or heatsink per θJA derating guidelines in the datasheet.
LP3873ES-3.3/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- TO-263-6, D2PAK (5 Leads + Tab), TO-263BA
- Packaging:
- Tube
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 7V
- Voltage - Output (Min/Fixed):
- 3.3V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 1.2V @ 3A
- Current - Output:
- 3A
- Current - Quiescent (Iq):
- 9 mA
- Current - Supply (Max):
- 15 mA
- PSRR:
- 73dB ~ 57dB (120Hz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature, Short Circuit
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- TO-263 (DDPAK-5)
LP3873ES-3.3/NOPB FAQ
1.How can I place an order for LP3873ES-3.3/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for LP3873ES-3.3/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LP3873ES-3.3/NOPB reliable?
The price and inventory of LP3873ES-3.3/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LP3873ES-3.3/NOPB is usually 5 days.
3.What payment methods are accepted for LP3873ES-3.3/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LP3873ES-3.3/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LP3873ES-3.3/NOPB?
LP3873ES-3.3/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LP3873ES-3.3/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LP3873ES-3.3/NOPB?
For technical support, including LP3873ES-3.3/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LP3873ES-3.3/NOPB requirements.
6.How does Aetrix verify that LP3873ES-3.3/NOPB is sourced from the original manufacturer or authorized distributors?
All LP3873ES-3.3/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LP3873ES-3.3/NOPB meets industry standards.
7.What is the process for return or replacement of LP3873ES-3.3/NOPB?
All LP3873ES-3.3/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LP3873ES-3.3/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LP3873ES-3.3/NOPB part is unused and in its original packaging.
Return procedure for LP3873ES-3.3/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LP3873ES-3.3/NOPB Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…

