Texas Instruments LP3874ESX-ADJ/NOPB
- Part No.:
- LP3874ESX-ADJ/NOPB
- Manufacturer:
- Texas Instruments
- Package:
- TO-263-6, D2PAK (5 Leads + Tab), TO-263BA
- Datasheet:
-
LP3874ESX-ADJ/NOPB.pdf
- Description:
- IC REG LIN POS ADJ 800MA DDPAK
- Quantity:
- Payment:

- Shipping:

Inventory:330
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LP3874ESX-ADJ/NOPB from Texas Instruments is an adjustable ultra-low-dropout linear regulator IC designed for high-precision, low-noise power delivery in space-constrained applications. It delivers up to 0.8A DC output current with 24mV typical dropout at 80mA, 1.216V internal reference voltage, and 10nA shutdown quiescent current. It serves as a post-regulator or microprocessor core supply in systems requiring tight load regulation (0.04%) and stable operation from −40°C to +125°C.
For engineers reviewing the LP3874ESX-ADJ/NOPB datasheet, LP3874ESX-ADJ/NOPB pinout, LP3874ESX-ADJ/NOPB application, or LP3874ESX-ADJ/NOPB equivalent, key selection criteria include its DDPAK/TO-263-5 package thermal performance, adjustable output via external resistors, fast transient response, and compatibility with tantalum output capacitors for stability without feed-forward compensation in many designs.
Technical Context
The LP3874ESX-ADJ/NOPB uses a PMOS pass transistor architecture enabling ultra-low dropout operation independent of load current, supported by CMOS biasing that maintains low ground pin current (6mA typical at 0.8A). Its control loop is optimized for fast load-step response-under 50µs turn-on/turn-off delay-and integrates overtemperature and short-circuit protection with thermal foldback.
It operates from 2.5V to 7.0V input, supports adjustable output voltages ≥1.216V using two external resistors (VOUT = 1.216 × (1 + R1/R2)), and requires only 10µF minimum output capacitance with ESR ≤1Ω. The ADJ pin draws just 10nA, minimizing resistor-divider error, and the device achieves 73dB PSRR at 120Hz with 150µVrms broadband output noise (10Hz–100kHz).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 0.8A DC maximum - supports single-core processors and FPGA I/O banks without derating at 125°C junction. |
| Dropout Voltage | 24mV @ 80mA / 240mV @ 0.8A - enables operation with <2.5V input margin, critical for battery-powered 3.3V/2.5V systems. |
| Adjust Pin Voltage | 1.216V (±1.4%) - sets output accuracy baseline; external resistor tolerance dominates total VOUT error. |
| Load Regulation | 0.04% - ensures ±1mV output shift across full 10mA–0.8A load range at fixed VIN, vital for analog sensor rails. |
| Shutdown Current | 10nA typical - reduces system standby power to nanoamp level, suitable for always-on IoT edge nodes. |
| PSRR @ 120Hz | 73dB - suppresses ripple from upstream switching regulators, eliminating need for additional LC filtering. |
| Operating Temp | −40°C to +125°C junction - qualified for under-hood automotive, industrial PLC, and telecom base station use. |
Pinout & Package
LP3874ESX-ADJ/NOPB is packaged in DDPAK/TO-263-5 (Package Number NDH0005D), featuring an exposed thermal pad soldered to PCB copper for enhanced heat dissipation (θJA = 60°C/W with 0.5in² 1oz copper). The package supports surface-mount assembly and reflow per JEDEC Level-3 (245°C peak).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - SD | Shutdown control input | CMOS-compatible active-low enable; pulls regulator into 10nA sleep mode when ≤0.3V; requires 10kΩ pull-up if driven by open-drain source. |
| 2 - VIN | Main input supply | Accepts 2.5V–7.0V; must be bypassed with ≥10µF capacitor near pin; internal parasitic diode allows reverse current up to 200mA DC if VOUT > VIN. |
| 3 - GND | Power ground reference | Low-impedance return path for input/output currents; must connect to single-point "star" ground with CIN/COUT to avoid ground bounce. |
| 4 - VOUT | Regulated output | Delivers adjustable voltage (≥1.216V); requires 10µF tantalum or ceramic capacitor within 1cm, directly connected to VOUT/GND pins. |
| 5 - ADJ | Feedback reference node | Senses 1.216V reference; connects to resistor divider (R1/R2) between VOUT and GND; 10nA bias current minimizes error with R2 ≤100kΩ. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low dropout | 24mV @ 80mA enables 2.5V input to sustain 2.476V output - critical for Li-ion (2.7–4.2V) and multi-rail sequencing. |
| Fast transient response | Turn-on/turn-off delays <30µs and sub-100µs load step recovery reduce need for oversized bulk capacitance. |
| Low-noise regulation | 150µVrms (10Hz–100kHz) and 0.8µV/√Hz noise density support ADC references and RF synthesizer supplies. |
| Integrated protection | Thermal shutdown and current limiting prevent damage during overload or poor heatsinking; no external components needed. |
| Minimal external parts | Stable with only CIN (10µF), COUT (10µF tantalum), and R1/R2 - eliminates feed-forward cap (CFF) in most configurations. |
Applications
| Microprocessor Core Supply | GTL/GTL+ Bus Termination |
|---|---|
|
Use Scenario: Powering ARM Cortex-M4 core at 1.2V/0.6A with dynamic DVFS scaling. IC Role / Device Role / Timing Role: Primary low-noise, fast-response LDO delivering tightly regulated VDD_CORE with <±1% accuracy across temperature. Use Value: Maintains 0.04% load regulation and 24mV dropout ensures stable operation even during 200mA µs-scale current transients from instruction bursts. |
Use Scenario: Providing termination voltage (1.2V or 1.5V) for high-speed GTL+ signaling on server memory buses. IC Role / Device Role / Timing Role: Adjustable LDO supplying precise, low-ripple VTT rail synchronized to DDR clock domain. Use Value: 73dB PSRR rejects switching noise from adjacent DC/DC converters, preventing timing jitter on 200+ MHz data strobes. |
| DSP Power Management | Battery-Powered Instrumentation |
|
Use Scenario: Biasing TI C55x DSP I/O and analog front-end from single-cell Li-ion (3.0–4.2V). IC Role / Device Role / Timing Role: Post-regulator stepping down switched-mode output to clean 3.3V/1.8V rails with minimal headroom loss. Use Value: 240mV dropout at 0.8A allows >92% efficiency at 3.3V out from 3.6V input, extending runtime vs. standard LDOs. |
Use Scenario: Powering portable gas analyzer with 24-bit sigma-delta ADC and low-power MCU. IC Role / Device Role / Timing Role: Ultra-low-IQ LDO generating 2.5V reference rail with 10nA shutdown for zero-power storage mode. Use Value: 10nA shutdown current reduces annual battery drain to <1µAh, enabling 10-year shelf life in sealed units. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar adjustable LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TSS721AIDR | Fixed 3.3V output; 150mA max; SOIC-8 package; no shutdown pin. | Limited to single-voltage systems; unsuitable for adjustable or >0.15A loads. | Select only for cost-sensitive, non-adjustable 3.3V point-of-load where 0.8A capability is unnecessary. |
| TPS7A4701RGWR | 200mA max; 4µVrms noise; 20V max input; WSON-10 package; higher precision (0.5% initial accuracy). | Better noise/accuracy for precision analog, but insufficient current for processor cores or bus terminators. | Choose for ultra-low-noise sensor/ADC supplies where 0.8A output is not required and 20V input range is beneficial. |
Compared with TSS721AIDR and TPS7A4701RGWR, LP3874ESX-ADJ/NOPB uniquely balances 0.8A output, ultra-low dropout, and adjustable voltage in a thermally robust DDPAK package - making it the only option among the three capable of powering microprocessor cores or GTL+ bus terminators without external current boosting.
Availability
LP3874ESX-ADJ/NOPB is available at Aetrix Electronics and suitable for microprocessor core supplies, GTL+/SSTL bus terminators, and battery-powered instrumentation requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for LP3874ESX-ADJ/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of expertise in high-reliability linear regulators and automotive-grade qualification.
The LP3874ESX-ADJ/NOPB belongs to TI's LP387x ultra-low-dropout LDO family, engineered specifically for high-current, low-headroom applications in computing, communications, and industrial control where fast transient response and thermal robustness are mandatory.
FAQ
What is the minimum input voltage required for LP3874ESX-ADJ/NOPB to regulate a 1.8V output?
The minimum input voltage is determined by the dropout specification: VIN(min) = VOUT + VDROPOUT. For LP3874ESX-ADJ/NOPB at 0.8A load, VDROPOUT = 240mV, so VIN(min) = 1.8V + 0.24V = 2.04V. However, the absolute minimum operating VIN is 2.5V per datasheet - thus 2.5V is the practical lower limit regardless of output voltage. LP3874ESX-ADJ/NOPB will not regulate below 2.5V input even if dropout margin is sufficient.
Can LP3874ESX-ADJ/NOPB be used with ceramic output capacitors instead of tantalum?
Yes, LP3874ESX-ADJ/NOPB supports ceramic output capacitors, but requires careful ESR selection: the stable region chart specifies COUT ≥10µF with ESR between 0.001Ω and 1Ω. X7R/X5R ceramics meeting this ESR range (e.g., 22µF/6.3V with ~5mΩ ESR) work reliably. Avoid Z5U/Y5V types due to severe capacitance loss with bias voltage. LP3874ESX-ADJ/NOPB does not require CFF with stable ceramics.
Does LP3874ESX-ADJ/NOPB require a feed-forward capacitor (CFF) in all designs?
No. CFF is optional and only recommended when using high-value R1 (>100kΩ) in the feedback divider to counteract ADJ pin bias current error, or when marginal phase margin is observed with specific capacitor types. Most standard designs using R2 = 10kΩ and R1 ≤100kΩ achieve stability with only CIN and COUT. The LP3874ESX-ADJ/NOPB datasheet confirms CFF is "required" only for certain high-R1 configurations - not universally.
How is thermal performance affected when LP3874ESX-ADJ/NOPB is mounted on a 2-layer PCB without an internal ground plane?
On a 2-layer board with 1oz copper and no internal plane, LP3874ESX-ADJ/NOPB's θJA rises to ~90°C/W (vs. 60°C/W with 0.5in² copper area), reducing max continuous power dissipation. At 0.8A and 3.3V output from 5V input (PD ≈ 1.36W), junction temperature rise would be ~122°C - exceeding 125°C max. To comply, reduce load current, increase copper area, or add thermal vias to inner layers. LP3874ESX-ADJ/NOPB's thermal shutdown activates if TJ exceeds 160°C.
Is LP3874ESX-ADJ/NOPB pin-compatible with LP3874ES-ADJ/NOPB?
Yes - LP3874ESX-ADJ/NOPB and LP3874ES-ADJ/NOPB share identical DDPAK/TO-263-5 package (NDH0005D), pinout, electrical specifications, and thermal characteristics. The only difference is packaging format: LP3874ESX-ADJ/NOPB ships in 500-unit large tape-and-reel, while LP3874ES-ADJ/NOPB uses 45-unit tube packaging. Both have identical part marking "LP3874ES ADJ" and RoHS-exempt lead finish.
LP3874ESX-ADJ/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- TO-263-6, D2PAK (5 Leads + Tab), TO-263BA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Adjustable
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 7V
- Voltage - Output (Min/Fixed):
- 1.2V
- Voltage - Output (Max):
- 6.6V
- Voltage Dropout (Max):
- 0.35V @ 800mA
- Current - Output:
- 800mA
- Current - Quiescent (Iq):
- 9 mA
- Current - Supply (Max):
- 15 mA
- PSRR:
- 73dB ~ 57dB (120Hz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature, Short Circuit
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- TO-263 (DDPAK-5)
LP3874ESX-ADJ/NOPB FAQ
1.How can I place an order for LP3874ESX-ADJ/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for LP3874ESX-ADJ/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LP3874ESX-ADJ/NOPB reliable?
The price and inventory of LP3874ESX-ADJ/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LP3874ESX-ADJ/NOPB is usually 5 days.
3.What payment methods are accepted for LP3874ESX-ADJ/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LP3874ESX-ADJ/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LP3874ESX-ADJ/NOPB?
LP3874ESX-ADJ/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LP3874ESX-ADJ/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LP3874ESX-ADJ/NOPB?
For technical support, including LP3874ESX-ADJ/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LP3874ESX-ADJ/NOPB requirements.
6.How does Aetrix verify that LP3874ESX-ADJ/NOPB is sourced from the original manufacturer or authorized distributors?
All LP3874ESX-ADJ/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LP3874ESX-ADJ/NOPB meets industry standards.
7.What is the process for return or replacement of LP3874ESX-ADJ/NOPB?
All LP3874ESX-ADJ/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LP3874ESX-ADJ/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LP3874ESX-ADJ/NOPB part is unused and in its original packaging.
Return procedure for LP3874ESX-ADJ/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LP3874ESX-ADJ/NOPB Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…

