My Inquiry
My Account
Texas Instruments LP3907QSQ-JJXP/NOPB
- Part No.:
- LP3907QSQ-JJXP/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 24-WFQFN Exposed Pad
- Datasheet:
-
LP3907QSQ-JJXP/NOPB.pdf
- Description:
- IC REG QUAD BUCK/LNR SYNC 24WQFN
- Quantity:
- Payment:
- Shipping:
Inventory:4,249
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LP3907QSQ-JJXP/NOPB from Texas Instruments is a programmable power management IC integrating two synchronous buck converters (1 A and 600 mA) and two 300-mA LDOs, all controlled via a 400-kHz I²C interface. It operates from 2.8 V to 5.5 V input, delivers ±3% output voltage accuracy, supports dynamic voltage scaling, and includes thermal/overcurrent protection - designed for FPGA core and I/O rail power in portable medical and test equipment.
For engineers reviewing the LP3907QSQ-JJXP/NOPB datasheet, LP3907QSQ-JJXP/NOPB pinout, LP3907QSQ-JJXP/NOPB application, or LP3907QSQ-JJXP/NOPB equivalent, this device enables precise multi-rail sequencing, light-load PFM mode efficiency optimization, and host-controlled DVS for low-power embedded processors requiring stable, compact, and software-configurable power delivery.
Technical Context
The LP3907QSQ-JJXP/NOPB implements two independent PWM-controlled synchronous buck regulators with automatic PWM-to-PFM transition under light load, plus two PMOS-based LDOs with 30-mV typical dropout. Its I²C interface supports register-level control of output voltages, enable states, sequencing delays, and power-good timing - enabling full host-driven power policy management without external logic.
It features integrated undervoltage lockout (2.7 V–2.9 V), thermal shutdown at 160°C with 20°C hysteresis, and dedicated nPOR open-drain output synchronized to Buck1/Buck2 regulation status. The device uses internal precision reference and supports external feedback resistors for programmable VOUT across defined ranges: Buck1 (0.8–2.0 V), Buck2 (1.0–3.5 V), LDO1/LDO2 (1.0–3.5 V).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.8 V to 5.5 V - supports single-cell Li-ion, USB, or regulated 3.3 V/5 V rails without pre-regulation. |
| Buck1 Output | 0.8 V–2.0 V @ 1 A - configurable for FPGA core or DSP VDD, with ±3% accuracy over temp/load. |
| Buck2 Output | 1.0 V–3.5 V @ 600 mA - suitable for I/O or peripheral rails; 2.1-MHz switching enables small 2.2-µH inductors. |
| LDO1/LDO2 Output | 1.0 V–3.5 V @ 300 mA each - ultra-low dropout (30 mV typ.) preserves headroom for battery-backed operation. |
| I²C Interface | 400-kHz standard-mode - allows real-time voltage adjustment, sequencing control, and fault monitoring from host MCU. |
| Thermal Protection | 160°C shutdown with 20°C hysteresis - prevents permanent damage during sustained overload or poor PCB thermal design. |
| Efficiency Peak | Up to 96% - achieved at mid-load in PWM mode; PFM mode maintains >85% efficiency down to 100 µA load. |
Pinout & Package
LP3907QSQ-JJXP/NOPB is packaged in a 24-pin WQFN (RTW) with 4.00 mm × 4.00 mm body and exposed thermal pad (DAP). The package supports high-density layout and efficient heat dissipation when soldered to PCB copper pour.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN1 | Buck1 input power | Accepts 2.8–5.5 V supply; minimum VIN = VOUT + 1 V for Buck1 regulation. |
| SW1 | Buck1 switch node | Connects to external 2.2-µH inductor and output capacitor; requires low-ESR ceramic layout. |
| FB1 | Buck1 feedback input | Resistor-divider sets VOUT; internal 0.6-V reference enables precise programmable output. |
| ENSW1 | Buck1 enable control | Logic-high active; can be driven by host or tied high; supports independent sequencing. |
| VIN2 | Buck2 input power | Independent input path; allows dual-source or isolated rail configuration. |
| SW2 | Buck2 switch node | Separate switching path for second buck; shares no power components with SW1. |
| FB2 | Buck2 feedback input | Configures Buck2 output independently; same 0.6-V reference as FB1. |
| VINLDO1 / VINLDO2 | LDO input supplies | Accept 1.74–5.5 V; enables LDO operation from buck outputs or auxiliary sources. |
| LDO1 / LDO2 | LDO regulated outputs | Each delivers up to 300 mA with 30-mV dropout; low-noise (80 µVrms) for analog-sensitive loads. |
| SDA / SCL | I²C bidirectional data/clock | 400-kHz interface; supports multiple devices on same bus using default address 0x60 (WQFN). |
| nPOR | Power-on reset output | Open-drain signal asserts low until both Buck1 and Buck2 reach ≥94% of target VOUT. |
| EN_T | Sequencing trigger input | Starts internal power-on sequence timer; used for coordinated multi-rail startup timing. |
Key Features
| Feature | Design Value |
|---|---|
| Dynamic Voltage Scaling (DVS) | Host-controlled real-time VOUT adjustment for Buck1/Buck2 via I²C registers - reduces power during low-activity states. |
| Programmable Power-On Sequencing | Configurable delay between Buck1, Buck2, LDO1, and LDO2 enables safe startup for FPGAs with strict ramp-order requirements. |
| PWM-to-PFM Auto Mode Change | Maintains >85% efficiency at loads below 10 mA without manual mode switching - critical for battery runtime extension. |
| Dedicated nPOR with Delay Function | Single open-drain output signals valid regulation of both bucks simultaneously; delay programmable via I²C register. |
| Integrated Thermal & Overcurrent Protection | Automatic shutdown at 160°C and current limiting (1.5 A Buck1 / 1 A Buck2 peak) prevent damage during fault conditions. |
Applications
| FPGA Core Power | DSP I/O Supply |
|---|---|
Use Scenario: Powering Xilinx Spartan or Intel Cyclone FPGA core rails requiring tight voltage tolerance and dynamic scaling. IC Role / Device Role / Timing Role: Dual-buck regulator providing independent, sequenced, and software-adjustable VCCINT and VCCAUX rails. Use Value: Enables adaptive voltage scaling during reconfiguration or low-power modes, reducing dynamic power by up to 40% versus fixed-output solutions. |
Use Scenario: Supplying 1.8 V or 3.3 V I/O banks for TI C6000 DSPs in portable test instrumentation. IC Role / Device Role / Timing Role: LDO2 delivers low-noise, fast-transient I/O voltage while Buck2 powers core logic. Use Value: 80 µVrms output noise and 300-µs LDO turn-on time ensure signal integrity for high-speed ADC/DAC interfaces. |
| Hearing Aid Front-End | Electronic Measurement Unit |
Use Scenario: Multi-rail power for MEMS microphone bias, op-amp signal chain, and BLE SoC in Class I hearing aids. IC Role / Device Role / Timing Role: LDO1 powers analog front-end with ultra-low dropout; Buck1 supplies digital subsystem. Use Value: 30-mV dropout extends usable battery life by enabling operation down to 1.74 V input - critical for coin-cell longevity. |
Use Scenario: Precision sensor excitation and microcontroller supply in handheld multimeters or impedance analyzers. IC Role / Device Role / Timing Role: Buck2 generates stable 3.3 V for MCU; LDO1 provides clean 2.5 V reference for 16-bit SAR ADC. Use Value: ±3% output accuracy and 45 dB PSRR suppress supply-induced errors, improving measurement repeatability to ±0.05%. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multi-rail PMU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65023RSBR | Triple buck (2×1 A + 1×0.6 A), no integrated LDOs; I²C interface; 2.5–5.5 V input. | Requires external LDOs for analog rails; lacks integrated nPOR and programmable sequencing delays. | Choose when higher buck count is needed and LDOs are already present on board. |
| MAX8646ETG+ | Dual buck (1.5 A + 1.5 A) + dual LDO (300 mA), but only SMBus (not I²C); 2.7–5.5 V input. | SMBus protocol requires level-shifting for I²C hosts; no DVS support; fixed sequencing. | Prefer when legacy SMBus infrastructure exists and dynamic voltage scaling is not required. |
Compared with TPS65023RSBR and MAX8646ETG+, the LP3907QSQ-JJXP/NOPB uniquely integrates I²C-controlled DVS, programmable sequencing delays, and a dedicated nPOR output - making it optimal for FPGA/DSP systems where firmware-driven power policy and strict startup timing are mandatory.
Availability
LP3907QSQ-JJXP/NOPB is available at Aetrix Electronics and suitable for FPGA core power, DSP I/O supply, hearing aid front-end, electronic measurement units, and battery-backed equipment requiring stable component supply across industrial temperature range (−40°C to +125°C).
Supply support for LP3907QSQ-JJXP/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, serving automotive, industrial, and communications markets since 1930.
The LP3907 product line targets low-power, highly integrated power management for portable and battery-operated embedded systems - emphasizing software configurability, multi-rail sequencing, and efficiency across wide load ranges.
FAQ
What is the default I²C address for LP3907QSQ-JJXP/NOPB?
The LP3907QSQ-JJXP/NOPB uses a default I²C slave address of 0x60 (7-bit) when packaged in the 24-pin WQFN (RTW) variant. This address is hardwired and non-configurable; multiple devices require address differentiation via external hardware or bus isolation. The address is confirmed in TI's LP3907 datasheet revision U, Table 1.
Does LP3907QSQ-JJXP/NOPB support dynamic voltage scaling for both buck converters?
Yes, LP3907QSQ-JJXP/NOPB supports independent dynamic voltage scaling for Buck1 and Buck2 via I²C register writes to the VOUT_BUCK1 and VOUT_BUCK2 registers. Each buck's output can be adjusted in 10-mV steps across its full range (Buck1: 0.8–2.0 V; Buck2: 1.0–3.5 V), enabling real-time power optimization during system operation.
What is the minimum input voltage required for LP3907QSQ-JJXP/NOPB LDO operation?
The LP3907QSQ-JJXP/NOPB LDOs (LDO1 and LDO2) operate with a minimum input voltage of 1.74 V on their respective VINLDO1 and VINLDO2 pins - verified in Section 7.6 of the datasheet. This allows direct connection to buck outputs (e.g., Buck1 set to 1.8 V) while maintaining regulation under dropout conditions.
How does the nPOR function work on LP3907QSQ-JJXP/NOPB?
The nPOR pin on LP3907QSQ-JJXP/NOPB is an open-drain output that remains low until both Buck1 and Buck2 reach ≥94% of their programmed output voltages. It deasserts after a user-programmable delay (default 50 ms) and reasserts if either buck falls below 85% of target - providing synchronized power-good signaling for host processor reset coordination.
Can LP3907QSQ-JJXP/NOPB operate in forced PWM mode for both buck regulators?
Yes, LP3907QSQ-JJXP/NOPB supports forced PWM mode for both Buck1 and Buck2 via I²C configuration (BUCK_MODES register). In this mode, switching continues at 2.1 MHz regardless of load, eliminating PFM frequency variation - beneficial for noise-sensitive applications where consistent EMI profile is required.
LP3907QSQ-JJXP/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 24-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (2), Linear (LDO) (2)
- Number of Outputs:
- 4
- Frequency - Switching:
- 2.1MHz
- Voltage/Current - Output 1:
- 1.2V, 1A
- Voltage/Current - Output 2:
- 1.8V, 600mA
- Voltage/Current - Output 3:
- 3.3V, 300mA
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- Yes
- Voltage - Supply:
- 2.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-WQFN (4x4)
LP3907QSQ-JJXP/NOPB FAQ
1.How can I place an order for LP3907QSQ-JJXP/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for LP3907QSQ-JJXP/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LP3907QSQ-JJXP/NOPB reliable?
The price and inventory of LP3907QSQ-JJXP/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LP3907QSQ-JJXP/NOPB is usually 5 days.
3.What payment methods are accepted for LP3907QSQ-JJXP/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LP3907QSQ-JJXP/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LP3907QSQ-JJXP/NOPB?
LP3907QSQ-JJXP/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LP3907QSQ-JJXP/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LP3907QSQ-JJXP/NOPB?
For technical support, including LP3907QSQ-JJXP/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LP3907QSQ-JJXP/NOPB requirements.
6.How does Aetrix verify that LP3907QSQ-JJXP/NOPB is sourced from the original manufacturer or authorized distributors?
All LP3907QSQ-JJXP/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LP3907QSQ-JJXP/NOPB meets industry standards.
7.What is the process for return or replacement of LP3907QSQ-JJXP/NOPB?
All LP3907QSQ-JJXP/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LP3907QSQ-JJXP/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LP3907QSQ-JJXP/NOPB part is unused and in its original packaging.
Return procedure for LP3907QSQ-JJXP/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LP3907QSQ-JJXP/NOPB Tags
-
TPS6521905RHBR
Texas Instruments
-
MIC3385YHL-TR
Microchip Technology
-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments
-
A4402KLPTR-T
Allegro MicroSystems
-
BD71847AMWV-E2
ROHM Semiconductor
-
ADP5040ACPZ-1-R7
Analog Devices Inc.
-
LT3048IDC#TRPBF
Analog Devices Inc.
-
ADP5037ACPZ-R7
Analog Devices Inc.
-
XRP7714ILB-F
MaxLinear, Inc.
-
LTC3260EDE#TRPBF
Analog Devices Inc.
-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
