My Inquiry
My Account
Texas Instruments LP3965ESX-ADJ/NOPB
- Part No.:
- LP3965ESX-ADJ/NOPB
- Manufacturer:
- Texas Instruments
- Package:
- TO-263-6, D2PAK (5 Leads + Tab), TO-263BA
- Datasheet:
-
LP3965ESX-ADJ/NOPB.pdf
- Description:
- IC REG LINEAR POS ADJ 1.5A DDPAK
- Quantity:
- Payment:
- Shipping:
Inventory:893
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LP3965ESX-ADJ/NOPB from Texas Instruments is an adjustable ultra-low-dropout linear regulator delivering up to 1.5A DC output current with 38mV typical dropout at 150mA and 380mV at 1.5A, ±1.5% output voltage accuracy at 25°C, and 15µA shutdown quiescent current. It operates from 2.5V to 7.0V input and features a SENSE/ADJ pin for remote load regulation or output voltage adjustment in microprocessor power supplies.
For engineers reviewing the LP3965ESX-ADJ/NOPB datasheet, LP3965ESX-ADJ/NOPB pinout, LP3965ESX-ADJ/NOPB application, or LP3965ESX-ADJ/NOPB equivalent, key selection criteria include dropout performance under full load, SENSE/ADJ pin functionality for precision remote regulation, thermal shutdown behavior at 165°C, ground pin current vs. load (5mA at 1.5A), and compatibility with 33µF minimum output capacitance with 0.2–5Ω ESR.
Technical Context
The LP3965ESX-ADJ/NOPB uses a CMOS-based PMOS pass transistor architecture enabling ultra-low dropout and load-independent quiescent current. Its internal error amplifier compares either the SENSE pin voltage (for remote sensing) or the ADJ pin voltage (for adjustable output) against a precision 1.216V reference.
It integrates overtemperature protection (165°C shutdown with 10°C hysteresis), short-circuit current limiting (~4.5A), and a dedicated open-drain ERROR flag that asserts low when output drops >10% below nominal. The SENSE/ADJ pin serves dual function: as remote sense input (improving load regulation) or as ADJ terminal in adjustable configurations using external resistor dividers.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 1.5A DC continuous - supports high-current digital loads like microprocessors and DSPs without derating at ambient temperatures ≤85°C with adequate PCB copper. |
| Dropout Voltage | 380mV at 1.5A - enables operation with minimal VIN–VOUT margin, e.g., 3.3V output from 3.68V input in battery-powered systems. |
| Output Accuracy | ±1.5% at 25°C - ensures stable core voltage for sensitive logic; ±3.0% over full −40°C to +125°C junction range. |
| Quiescent Current | 15µA in shutdown - minimizes standby power loss in always-on subsystems or battery backup rails. |
| Ground Pin Current | 5mA at 1.5A load - low bias current reduces total system power overhead compared to bipolar LDOs. |
| PSRR | 60dB at 120Hz (VIN = VOUT+1.5V) - suppresses ripple from upstream switching regulators feeding the LDO input. |
| Output Noise | 150µV RMS (10Hz–100kHz) - suitable for noise-sensitive analog circuitry powered from same rail. |
Pinout & Package
LP3965ESX-ADJ/NOPB is packaged in SOT-223-5 (surface-mount, thermally enhanced plastic), with exposed thermal pad connected to pin 3 (VOUT) internally. Pin 1 is SD (active-low shutdown), pin 2 is VIN, pin 3 is VOUT, pin 4 is SENSE/ADJ (dual-function terminal), and pin 5 is GND.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - SD | Shutdown control input | CMOS-compatible active-low enable; must be pulled high via 10kΩ resistor for normal operation; forces regulator off and invalidates ERROR flag when low. |
| 2 - VIN | Main input supply | Accepts 2.5V–7.0V; powers internal bias and pass element; requires ≥68µF low-ESR input capacitor within 1cm of pins 2 and 5. |
| 3 - VOUT | Regulated output | Delivers up to 1.5A; connects to exposed thermal pad; serves as return path for SENSE/ADJ when used in ADJ mode. |
| 4 - SENSE/ADJ | Remote sense or output adjust | In SENSE mode: improves load regulation at remote point; in ADJ mode: sets output via resistor divider to 1.216V reference (VOUT = 1.216V × (1 + R1/R2)). |
| 5 - GND | Power and signal reference | Single-point Kelvin connection required; must tie directly to input/output capacitor grounds to avoid instability from ground loop voltage drop. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low dropout | 38mV @ 150mA / 380mV @ 1.5A - enables efficient operation in low-headroom applications such as post-regulation after buck converters. |
| SENSE/ADJ dual-function pin | Supports either remote-sense precision regulation (e.g., DDR memory termination) or wide-range adjustable output (1.216V–5.1V) with external resistors. |
| Integrated ERROR flag | Open-drain output asserting low on >10% output undervoltage due to dropout, overload, or thermal limit - provides system-level fault monitoring without external circuitry. |
| Thermal and current protection | 165°C junction shutdown with 10°C hysteresis and ~4.5A short-circuit current limit - prevents damage during sustained overload or poor heatsinking. |
| Low-noise CMOS design | 150µV RMS broadband noise (10Hz–100kHz) - meets requirements for powering RF ICs, ADCs, and PLLs without additional filtering. |
Applications
| Microprocessor Core Supply | GTL/GTL+/SSTL Bus Termination |
|---|---|
Use Scenario: Powering ARM Cortex-A series or x86 embedded processors requiring tightly regulated 1.2V–1.8V rails with fast transient response. IC Role / Device Role / Timing Role: Primary core voltage regulator delivering 1.5A with <25µs turn-on delay and <20µs turn-off delay to support dynamic voltage scaling. Use Value: Ultra-low dropout preserves headroom for battery-backed operation; ±1.5% accuracy ensures CPU stability across temperature; SENSE pin compensates for PCB trace IR drop. |
Use Scenario: Providing precise 1.2V/1.5V termination voltage for high-speed parallel buses in server backplanes and telecom line cards. IC Role / Device Role / Timing Role: Low-noise, low-impedance termination regulator maintaining bus signal integrity during multi-amp switching events. Use Value: 150µV RMS noise prevents timing jitter; 60dB PSRR rejects switching noise from adjacent DC/DC converters; SENSE pin ensures voltage accuracy at connector pins. |
| DSP Power Management | Battery-Powered Instrumentation |
Use Scenario: Supplying TI C6000 or Analog Devices SHARC DSPs with clean, low-noise 3.3V I/O and 1.2V core rails. IC Role / Device Role / Timing Role: Dual-rail LDO solution (paired with fixed-output variant) providing independent, well-regulated supplies with coordinated shutdown. Use Value: 15µA shutdown current extends battery life in sleep modes; fast load transient response (<10µs recovery) maintains signal processing fidelity during burst-mode operation. |
Use Scenario: Regulating main system rail in portable test equipment operating from single-cell Li-ion (3.0–4.2V) or dual-cell alkaline (2.4–3.2V) sources. IC Role / Device Role / Timing Role: Main system LDO supporting variable 1.8V–3.3V outputs via ADJ configuration while maintaining efficiency down to 2.5V input. Use Value: 380mV dropout allows usable runtime down to 2.88V input for 2.5V output; ±3.0% accuracy over −40°C to +125°C ensures reliability in field-deployed units. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-dropout linear regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS7A4700RGWR | 20V max input, 1A output, 4µV RMS noise, 200µA IQ - higher PSRR (70dB) but lower current and higher quiescent current. | Better for ultra-low-noise analog rails (e.g., audio DACs); unsuitable for 1.5A digital loads or sub-3V inputs. | Select when noise <5µV RMS is mandatory and load ≤1A; avoid for high-current microprocessor rails. |
| MCP1826T-ADJ/DC | 3A output, 350mV dropout at 3A, ±2% accuracy, no SENSE pin - higher current but lacks remote sensing and has looser tolerance. | Suitable for high-current industrial PLC I/O modules where remote regulation is unnecessary and cost sensitivity is high. | Choose for cost-driven 3A applications without remote sensing needs; not recommended where ±1.5% accuracy or SENSE functionality is required. |
Compared with TPS7A4700RGWR and MCP1826T-ADJ/DC, LP3965ESX-ADJ/NOPB uniquely balances 1.5A capability, 380mV dropout, ±1.5% accuracy, and integrated SENSE/ADJ functionality - making it optimal for space-constrained, high-precision digital power delivery where both current and regulation accuracy matter.
Availability
LP3965ESX-ADJ/NOPB is available at Aetrix Electronics and suitable for microprocessor core supplies, GTL/SSTL bus terminators, DSP power management, battery-powered instrumentation, and high-efficiency linear regulator applications requiring stable component supply and long-term lifecycle support.
Supply support for LP3965ESX-ADJ/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, designing and manufacturing analog, embedded processing, and digital signal processing technologies since 1930.
The LP3965ESX-ADJ/NOPB belongs to TI's ultra-low-dropout linear regulator product line, engineered specifically for high-current, low-voltage digital systems where precision regulation, fast transient response, and thermal robustness are critical - including microprocessor, DSP, and memory interface power delivery.
FAQ
What is the minimum input voltage required for LP3965ESX-ADJ/NOPB to regulate a 1.5V output?
The minimum input voltage is determined by the dropout specification: VIN(MIN) = VOUT(NOM) + VDROPOUT. For 1.5V output, typical dropout is 380mV at 1.5A, so VIN(MIN) ≈ 1.88V. However, the absolute minimum operating input is 2.5V per datasheet - thus 2.5V is the guaranteed lower bound regardless of load. LP3965ESX-ADJ/NOPB will not regulate below 2.5V input even if dropout margin appears sufficient.
How should the SENSE/ADJ pin be configured when using LP3965ESX-ADJ/NOPB as an adjustable regulator?
When used in adjustable mode, connect the SENSE/ADJ pin to the center tap of a resistor divider between VOUT and GND. The ADJ pin voltage is regulated to 1.216V, so VOUT = 1.216V × (1 + R1/R2), where R1 connects to VOUT and R2 connects to GND. A 10kΩ pull-up resistor from ADJ to VOUT is recommended for stability. LP3965ESX-ADJ/NOPB supports outputs from 1.216V to 5.1V with this configuration.
Does LP3965ESX-ADJ/NOPB require an external pull-up resistor on the ERROR pin?
Yes - the ERROR pin is open-drain and must be pulled high via a 10kΩ to 1MΩ resistor to VIN or another valid logic-high supply. Without this pull-up, the ERROR signal cannot assert high-impedance or logic-high states. When ERROR is not used, it must be tied directly to GND per TI's recommendation - leaving it floating may cause undefined behavior or increased leakage. This applies to all operating modes except shutdown, where ERROR is disabled.
What output capacitor specifications are mandatory for stable operation of LP3965ESX-ADJ/NOPB?
LP3965ESX-ADJ/NOPB requires a minimum 33µF output capacitor with ESR between 0.2Ω and 5Ω. Ceramic capacitors alone are unsuitable due to typically sub-10mΩ ESR; instead, use solid tantalum (recommended) or aluminum electrolytic with verified ESR in spec across −40°C to +125°C. For example, a 100µF/6.3V tantalum with 1.2Ω ESR meets requirements. Exceeding 33µF improves transient response but does not relax ESR constraints.
Can LP3965ESX-ADJ/NOPB be used in parallel to increase output current beyond 1.5A?
No - LP3965ESX-ADJ/NOPB is not designed for parallel operation. Its internal architecture lacks current-sharing features such as precision current-limit matching or master-slave synchronization. Attempting parallel connection risks thermal runaway or uneven current distribution due to parametric mismatches in dropout voltage and reference accuracy. For >1.5A, select a higher-current LDO or switch to a multiphase DC/DC solution.
LP3965ESX-ADJ/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- TO-263-6, D2PAK (5 Leads + Tab), TO-263BA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Adjustable
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 7V
- Voltage - Output (Min/Fixed):
- 1.216V
- Voltage - Output (Max):
- 5.1V
- Voltage Dropout (Max):
- 0.55V @ 1.5A
- Current - Output:
- 1.5A
- Current - Quiescent (Iq):
- 9 mA
- Current - Supply (Max):
- 15 mA
- PSRR:
- 60dB ~ 40dB (120Hz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature, Short Circuit
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- TO-263 (DDPAK-5)
LP3965ESX-ADJ/NOPB FAQ
1.How can I place an order for LP3965ESX-ADJ/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for LP3965ESX-ADJ/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LP3965ESX-ADJ/NOPB reliable?
The price and inventory of LP3965ESX-ADJ/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LP3965ESX-ADJ/NOPB is usually 5 days.
3.What payment methods are accepted for LP3965ESX-ADJ/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LP3965ESX-ADJ/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LP3965ESX-ADJ/NOPB?
LP3965ESX-ADJ/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LP3965ESX-ADJ/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LP3965ESX-ADJ/NOPB?
For technical support, including LP3965ESX-ADJ/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LP3965ESX-ADJ/NOPB requirements.
6.How does Aetrix verify that LP3965ESX-ADJ/NOPB is sourced from the original manufacturer or authorized distributors?
All LP3965ESX-ADJ/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LP3965ESX-ADJ/NOPB meets industry standards.
7.What is the process for return or replacement of LP3965ESX-ADJ/NOPB?
All LP3965ESX-ADJ/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LP3965ESX-ADJ/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LP3965ESX-ADJ/NOPB part is unused and in its original packaging.
Return procedure for LP3965ESX-ADJ/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LP3965ESX-ADJ/NOPB Tags
-
MIC5504-1.8YM5-TR
Microchip Technology
-
MIC5504-3.3YM5-TR
Microchip Technology
-
MIC5365-3.0YC5-TR
Microchip Technology
-
MIC5365-1.8YC5-TR
Microchip Technology
-
MIC5365-2.5YC5-TR
Microchip Technology
-
MIC5365-3.3YC5-TR
Microchip Technology
-
MIC5365-3.3YD5-TR
Microchip Technology
-
MIC5317-3.3YM5-TR
Microchip Technology
-
TLV1117LV33DCYR
Texas Instruments
-
MIC5317-3.3YMT-TZ
Microchip Technology
-
MIC5528-3.3YMT-TR
Microchip Technology
-
TLV75801PDRVR
Texas Instruments
Tech Hub
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
