Texas Instruments LP3985IM5-3.2
- Part No.:
- LP3985IM5-3.2
- Manufacturer:
- Texas Instruments
- Package:
- SC-74A, SOT-753
- Datasheet:
-
LP3985IM5-3.2.pdf
- Description:
- IC REG LINEAR 3.2V 150MA SOT23-5
- Quantity:
- Payment:

- Shipping:

Inventory:3,366
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LP3985IM5-3.2 from National Semiconductor is a micropower, 150mA ultra-low-dropout CMOS voltage regulator optimized for battery-powered portable wireless systems. It delivers 3.2V output with ≤100mV dropout at full load, 30µVrms output noise (10Hz–100kHz), and consumes only 85–150µA quiescent current across temperature. It serves as the primary power supply for RF transceivers and baseband ICs in compact cellular handsets.
For engineers reviewing the LP3985IM5-3.2 datasheet, LP3985IM5-3.2 pinout, LP3985IM5-3.2 application, or LP3985IM5-3.2 equivalent, key selection criteria include low-noise performance in RF-sensitive signal chains, minimal PCB footprint (SOT-23-5), fast 200µs turn-on time for power sequencing, and stable operation with 1µF ceramic output capacitors.
Technical Context
The LP3985IM5-3.2 uses a CMOS pass transistor architecture to achieve ultra-low dropout and near-zero ground current increase in dropout-critical for extending battery runtime. Its bandgap reference includes an internal 70µA pre-charge current source for the BYPASS pin, enabling fast startup without degrading load transient response.
Power supply rejection exceeds 50dB at 1kHz under VIN = VOUT + 0.2V conditions and remains effective down to input voltages as low as 2.5V. Thermal shutdown (160°C) and short-circuit current limiting (600mA steady-state) are integrated for robust system-level protection.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 3.2V ±3% - ensures precise biasing of 3.3V-tolerant RF ICs without external feedback network. |
| Max Output Current | 150mA guaranteed - sufficient to power GSM/CDMA transceiver core logic and analog sections simultaneously. |
| Dropout Voltage | ≤100mV at 150mA - enables regulation from single-cell Li-ion (3.0V min) down to end-of-discharge. |
| Output Noise | 30µVrms (10Hz–100kHz) - low enough to avoid phase noise degradation in local oscillator circuits. |
| Quiescent Current | 85–150µA (−40°C to +125°C) - minimizes standby drain in always-on mobile subsystems. |
| PSRR @ 1kHz | ≥50dB at VIN = VOUT + 0.2V - suppresses switching noise from DC-DC converters feeding the LDO input. |
| Enable Threshold | VIL ≤ 0.4V, VIH ≥ 1.4V - compatible with 1.8V/2.8V GPIOs for controlled power sequencing. |
| Operating Temp | −40°C to +125°C junction - supports extended industrial and automotive cabin temperature ranges. |
Pinout & Package
LP3985IM5-3.2 is housed in a RoHS-compliant SOT-23-5 package (NS package code MF05A), measuring 2.9mm × 1.6mm × 1.1mm, with gull-wing leads and standard JEDEC MO-178 footprint. This surface-mount package enables high-density layout in space-constrained handheld PCBs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN | Input voltage supply | Accepts 2.5V–6.0V; requires ≥1µF ceramic decoupling within 1cm for stability and PSRR optimization. |
| GND | Power ground reference | Common return path for input/output capacitors and load; must connect to clean analog ground plane. |
| VOUT | Regulated output | Delivers stable 3.2V ±3%; supports 1µF X7R ceramic capacitor with ESR 5–500mΩ for full-temp stability. |
| VEN | Logic-enable input | Active-high control: ties to VIN for always-on operation or to MCU GPIO for dynamic power gating. |
| BYPASS | Noise reduction node | Connects to 0.01µF NPO/COG ceramic capacitor to reduce output noise without affecting transient response. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-noise regulation | 30µVrms output noise enables direct powering of VCOs, PLLs, and RF front-end ICs without additional filtering. |
| Micro SMD & SOT-23-5 packaging | SOT-23-5 footprint allows drop-in replacement in legacy designs while supporting <2.5mm² total circuit area. |
| Fast 200µs turn-on | Internal BYPASS pre-charge circuit eliminates delay in wake-up sequences for burst-mode wireless protocols. |
| Stable with 1µF ceramic output cap | Eliminates need for larger, higher-ESR tantalum capacitors-reducing BOM cost and board area by >50%. |
| Thermal & short-circuit protection | 160°C thermal shutdown with 20°C hysteresis and 600mA current limit prevent damage during fault conditions. |
Applications
| CDMA Cellular Handsets | GSM Cellular Handsets |
|---|---|
Use Scenario: Powering CDMA transceiver RF section and baseband processor core rails. IC Role / Device Role / Timing Role: Primary low-noise 3.2V supply for PA driver stages and ADC/DAC reference domains. Use Value: 30µVrms noise prevents reciprocal mixing and maintains EVM <2.5% in 1xRTT transmission. |
Use Scenario: Supplying GSM power amplifier bias and SIM interface logic. IC Role / Device Role / Timing Role: Standby LDO delivering regulated 3.2V during sleep mode with <150µA quiescent draw. Use Value: Enables >200-hour standby time on single 800mAh Li-ion cell due to ultra-low IQ and no-load stability. |
| Wideband CDMA Handsets | Portable Information Appliances |
Use Scenario: Providing clean 3.2V rail to WCDMA front-end LNAs and mixer stages. IC Role / Device Role / Timing Role: Low-PSRR-sensitive LDO placed after buck converter to isolate RF section from switching noise. Use Value: 50dB PSRR at 1kHz attenuates DC-DC ripple, reducing adjacent-channel leakage ratio (ACLR) by 8dB. |
Use Scenario: Powering flash memory controllers and touch-screen ASICs in handheld PDAs. IC Role / Device Role / Timing Role: Always-on 3.2V keeper supply for SRAM retention and real-time clock backup. Use Value: No-load stability and <1.5µA shutdown current preserve data integrity during 30-day storage without battery recharge. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar low-noise LDO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Torex XC6206P322MR | 3.2V fixed, 150mA, 35µVrms noise, 1.2µA IQ in shutdown - lacks BYPASS pin and thermal shutdown. | Lower noise sensitivity makes it suitable for non-RF consumer audio, but not recommended for cellular RF sections. | Select when board space is tighter (SOT-23-3) and RF isolation is not required; verify thermal derating manually. |
| Diodes Inc. AP2112K-3.2TRG1 | 3.2V fixed, 600mA, 45µVrms noise, 60µA IQ - includes foldback current limit but no BYPASS pin. | Higher current capability suits multi-rail PMIC subsystems, but higher noise limits use in VCO supply chains. | Choose for higher-output-current applications where 30µVrms noise is not mandatory; confirm PSRR >45dB at 1kHz. |
Compared with XC6206P322MR and AP2112K-3.2TRG1, the LP3985IM5-3.2 uniquely combines 30µVrms noise, BYPASS-enabled noise tuning, and guaranteed 150mA delivery in SOT-23-5-making it the only option qualified for RF signal-chain power in 3G handset designs.
Availability
LP3985IM5-3.2 is available at Aetrix Electronics and suitable for CDMA/GSM/WCDMA handset design, portable medical telemetry, and industrial IoT sensor nodes requiring stable component supply with full traceability and long-term lifecycle support.
Supply support for LP3985IM5-3.2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
National Semiconductor was a U.S.-based analog semiconductor company acquired by Texas Instruments in 2011, known for precision power management and data conversion ICs.
The LP3985IM5-3.2 belongs to National's micropower LDO family engineered specifically for space- and noise-constrained battery-operated wireless terminals, emphasizing ultra-low IQ, sub-100mV dropout, and RF-grade noise performance.
FAQ
What is the maximum input voltage rating for LP3985IM5-3.2?
The absolute maximum input voltage for LP3985IM5-3.2 is 6.5V, but the recommended operating range is 2.5V to 6.0V. Exceeding 6.5V risks permanent damage to the CMOS pass element. For reliable long-term operation in battery-powered systems, VIN should remain ≤6.0V even during surge events-designers should include clamping or overvoltage protection if upstream sources exceed this limit. The LP3985IM5-3.2 maintains regulation down to VIN = VOUT + 100mV, making it ideal for single-cell Li-ion applications.
Does LP3985IM5-3.2 require an external bypass capacitor to meet datasheet noise specifications?
Yes, the 30µVrms output noise specification for LP3985IM5-3.2 is measured with a 0.01µF NPO/COG ceramic capacitor connected between the BYPASS pin and GND. Omitting this capacitor increases output noise to approximately 230nV/√Hz spectral density-effectively doubling integrated RMS noise. The BYPASS capacitor does not affect load transient response, so designers can optimize its value (0.001–0.022µF) to balance noise reduction against startup time, as smaller values yield faster turn-on. The LP3985IM5-3.2 will operate without it but fails to achieve its rated low-noise performance.
Can LP3985IM5-3.2 be used with a 0.7µF output capacitor?
Yes, LP3985IM5-3.2 is stable with a minimum 0.7µF ceramic output capacitor, as specified in the Recommended Output Capacitor table. However, using exactly 0.7µF requires careful capacitor selection: X7R dielectric, ±30% tolerance, and ESR between 5mΩ and 500mΩ across −40°C to +125°C. At temperature extremes or under DC bias, capacitance may dip below 0.7µF-causing instability or overshoot. National recommends 1.0µF as the nominal value to ensure margin; the LP3985IM5-3.2's stability is validated only with capacitors meeting these exact ESR and bias requirements.
What is the function of the VEN pin on LP3985IM5-3.2, and what logic levels enable it?
The VEN pin on LP3985IM5-3.2 is an active-high digital enable input that controls regulator output state. It turns the device ON when pulled to ≥1.4V (VIH) and OFF when pulled to ≤0.4V (VIL). Input leakage is ±1nA, allowing direct connection to 1.8V or 2.8V microcontroller GPIOs without level-shifting. When unused, VEN must be tied to VIN to ensure continuous operation. The LP3985IM5-3.2 achieves full regulation within 200µs after VEN crosses VIH, making it suitable for rapid power cycling in TDMA-based communication protocols.
Is LP3985IM5-3.2 compatible with tantalum output capacitors?
LP3985IM5-3.2 is stable with high-quality tantalum output capacitors meeting the 0.7–1.0µF capacitance and 5–500mΩ ESR specifications-but ceramic is strongly preferred. Tantalum capacitors exhibit higher ESR (especially at −40°C, where ESR can double), increased cost, larger footprint, and risk of catastrophic failure under surge current. The LP3985IM5-3.2's design optimizations-including fast transient response and low-noise operation-are fully realized only with X7R/X5R ceramics. If tantalum must be used, verify manufacturer-specified surge current ratings and derate voltage by 50% to ensure reliability; the LP3985IM5-3.2 itself imposes no restriction beyond ESR and capacitance compliance.
LP3985IM5-3.2 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- SC-74A, SOT-753
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 6V
- Voltage - Output (Min/Fixed):
- 3.2V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.1V @ 150mA
- Current - Output:
- 150mA
- Current - Quiescent (Iq):
- 150 µA
- Current - Supply (Max):
- 250 µA
- PSRR:
- 50dB ~ 40dB (1kHz ~ 10kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature, Short Circuit
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-5
LP3985IM5-3.2 FAQ
1.How can I place an order for LP3985IM5-3.2 through Aetrix?
Please submit a Request for Quotation (RFQ) for LP3985IM5-3.2 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LP3985IM5-3.2 reliable?
The price and inventory of LP3985IM5-3.2 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LP3985IM5-3.2 is usually 5 days.
3.What payment methods are accepted for LP3985IM5-3.2?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LP3985IM5-3.2 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LP3985IM5-3.2?
LP3985IM5-3.2 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LP3985IM5-3.2 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LP3985IM5-3.2?
For technical support, including LP3985IM5-3.2 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LP3985IM5-3.2 requirements.
6.How does Aetrix verify that LP3985IM5-3.2 is sourced from the original manufacturer or authorized distributors?
All LP3985IM5-3.2 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LP3985IM5-3.2 meets industry standards.
7.What is the process for return or replacement of LP3985IM5-3.2?
All LP3985IM5-3.2 units undergo pre-shipment inspection (PSI). If there is an issue with LP3985IM5-3.2, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LP3985IM5-3.2 part is unused and in its original packaging.
Return procedure for LP3985IM5-3.2:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LP3985IM5-3.2 Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
