My Inquiry
My Account
Texas Instruments LP3987ITLX-3.0/NOPB
- Part No.:
- LP3987ITLX-3.0/NOPB
- Manufacturer:
- Texas Instruments
- Package:
- 5-WFBGA, DSBGA
- Datasheet:
-
LP3987ITLX-3.0/NOPB.pdf
- Description:
- IC REG LINEAR 3V 150MA 5DSBGA
- Quantity:
- Payment:
- Shipping:
Inventory:1,296
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LP3987ITLX-3.0/NOPB from National Semiconductor is a 150 mA ultra-low-dropout CMOS voltage regulator with fixed 3.0 V output, 100 mV max dropout at full load, <1 µA shutdown current, and dedicated MODE pin enabling 14 µA sleep-mode operation-designed for battery-powered handheld RF systems requiring extended standby life.
For engineers reviewing the LP3987ITLX-3.0/NOPB datasheet, LP3987ITLX-3.0/NOPB pinout, LP3987ITLX-3.0/NOPB application, or LP3987ITLX-3.0/NOPB equivalent, key selection criteria include micro SMD package compatibility, dual-mode (active/sleep) quiescent current behavior, ceramic capacitor stability down to 1 µF, PSRR of 50 dB at 10 kHz, and thermal/short-circuit protection in −40°C to +125°C operation.
Technical Context
The LP3987ITLX-3.0/NOPB integrates a PMOS pass transistor enabling ultra-low dropout (60–100 mV at 150 mA), logic-controlled enable (VEN), and independent MODE pin for hardware-selectable active/sleep states. Its internal compensation ensures stability with 1 µF ±20% ceramic output capacitors as low as 5 mΩ ESR.
It features dual protection architecture: thermal shutdown triggers at 155°C junction temperature, and short-circuit current limit is 600 mA in active mode versus 28–43 mA in sleep mode-enabling safe low-power backup operation without external current limiting.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 3.0 V ±3% over −40°C to +125°C; supports stable µP/DSP core supply without external feedback. |
| Max Dropout Voltage | 100 mV at 150 mA load; enables regulation from 3.1 V input-critical for single-cell Li-ion or Li-poly systems near end-of-discharge. |
| Quiescent Current | 85–120 µA in active mode (MODE = 1.8 V); reduces system idle power in portable information appliances. |
| Sleep Mode Current | 14–21 µA at 50 µA load; extends battery life in SRAM backup and GSM standby modes. |
| PSRR | 50 dB at 10 kHz (active mode); suppresses switching noise from DC-DC converters feeding the LDO input. |
| Input Voltage Range | 2.7 V to 6.0 V; accommodates wide battery chemistries including Li-ion, NiMH, and 2-cell alkaline. |
| Protection Features | Thermal shutdown (155°C), short-circuit current limit (600 mA active / 43 mA sleep), and reverse-voltage safe inputs. |
Pinout & Package
LP3987ITLX-3.0/NOPB uses a 5-bump micro SMD package (NS Package Number TLA05, 1.006 mm × 1.438 mm footprint) with non-solder-mask-defined (NSMD) pads per AN-1112. It requires precise reflow alignment and avoids direct sunlight exposure during operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VEN (A1) | Enable Input | Logic-high (≥1.2 V) activates regulator; logic-low (≤0.5 V) disables output and reduces IQ to <1 µA. |
| GND (B2) | Ground Reference | Common return path for VIN, VOUT, and control pins; must connect to low-impedance analog ground plane. |
| VOUT (C1) | Regulated Output | Delivers stable 3.0 V to load; requires ≥1 µF ceramic capacitor (5–500 mΩ ESR) for stability. |
| VIN (C3) | Input Supply | Accepts 2.7–6.0 V; requires ≥1 µF input capacitor placed within 1 cm of pin for transient immunity. |
| MODE (A3) | Power Mode Control | High (≥1.2 V) enables full 150 mA output; low (≤0.5 V) enters 3 mA/14 µA sleep mode for RAM keep-alive. |
Key Features
| Feature | Design Value |
|---|---|
| Micropower Sleep Mode | 14 µA IQ with 3 mA output capability-enables >1-year coin-cell operation in SRAM backup circuits. |
| Ceramic Capacitor Stability | Stable with 1 µF ±20% X7R/Z5U/Y5V ceramics (5–500 mΩ ESR); eliminates need for larger, costlier tantalum caps. |
| Ultra-Low Dropout | 60 mV typical dropout at 150 mA-maximizes usable battery voltage range in CDMA/GSM handsets. |
| Integrated Protection | Thermal shutdown (155°C) and dual-level short-circuit limiting (600 mA active / 43 mA sleep) prevent fault propagation. |
| Micro SMD Footprint | 1.006 mm × 1.438 mm, 5-bump layout-reduces PCB area by >70% vs. SOT-23, critical for slim handheld designs. |
Applications
| CDMA Handset Power Management | GSM Baseband Core Supply |
|---|---|
|
Use Scenario: Regulating power to CDMA transceiver ICs during burst transmission and deep sleep cycles. IC Role / Device Role / Timing Role: Primary LDO delivering clean 3.0 V to RF synthesizer and baseband processor under dynamic load. Use Value: 100 mV dropout preserves battery headroom; 50 dB PSRR rejects DC-DC switching noise at 10 kHz. |
Use Scenario: Supplying 3.0 V to GSM baseband ASIC during active call and 20-ms sleep intervals. IC Role / Device Role / Timing Role: Dual-mode regulator toggling between 150 mA active and 14 µA sleep via MODE pin. Use Value: Sleep-mode IQ extends talk time by >15% versus standard LDOs; fast 200–300 µs mode transition prevents brownout. |
| Digital Camera Sensor Bias | SRAM Backup Power |
|
Use Scenario: Providing low-noise bias to CMOS image sensor analog front-end during preview and capture. IC Role / Device Role / Timing Role: Low-noise (70 µVrms) LDO isolating sensor from noisy main power rail. Use Value: 70 µVrms output noise prevents fixed-pattern noise in high-resolution images; 1 µF ceramic suffices for compact layout. |
Use Scenario: Maintaining 3.0 V to 32 KB SRAM during main system power-down in portable PDAs. IC Role / Device Role / Timing Role: Always-on regulator operating in sleep mode with 3 mA output and 14 µA IQ. Use Value: Enables zero-data-loss memory retention on coin-cell batteries for >2 years; no-load stability guaranteed. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-IQ LDO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Torex XC6206P302MR | 150 mA, 3.0 V, 1 µA IQ shutdown, but no dedicated sleep mode; 300 mV dropout at 150 mA. | Lacks MODE-controlled low-power state; suitable only where continuous 150 mA is required. | Choose when board space allows SOT-23 and sleep mode is unnecessary. |
| Diodes Inc. AP2112K-3.0 | 600 mA, 3.0 V, 60 µA IQ, no sleep mode; 350 mV dropout at full load; includes foldback current limit. | Higher output current but higher IQ and dropout; no low-power standby capability. | Prefer for high-current peripherals where sleep mode adds complexity. |
Compared with XC6206P302MR and AP2112K-3.0, LP3987ITLX-3.0/NOPB uniquely delivers sub-20 µA sleep-mode operation with 3 mA output-making it the only option among the three for long-duration SRAM backup or GSM standby without sacrificing regulation accuracy or noise performance.
Availability
LP3987ITLX-3.0/NOPB is available at Aetrix Electronics and suitable for CDMA/GSM handset design, digital camera sensor biasing, and SRAM backup power applications requiring stable component supply across industrial temperature ranges and long production lifecycles.
Supply support for LP3987ITLX-3.0/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
National Semiconductor Corporation was a U.S.-based semiconductor company specializing in analog and mixed-signal ICs, acquired by Texas Instruments in 2011; its legacy LDO portfolio remains widely deployed in portable electronics.
The LP3987 series was designed specifically for micropower, ultra-small-footprint battery regulation in cellular handsets and portable information appliances-prioritizing dropout voltage, sleep-mode IQ, and ceramic capacitor compatibility over raw current capacity.
FAQ
What is the maximum input voltage rating for LP3987ITLX-3.0/NOPB?
The absolute maximum input voltage for LP3987ITLX-3.0/NOPB is 6.5 V, while the recommended operating range is 2.7 V to 6.0 V. Exceeding 6.5 V risks permanent damage. The device maintains regulation down to VIN = VOUT + 200 mV (i.e., 3.2 V minimum for 3.0 V output), making it compatible with aging Li-ion cells. LP3987ITLX-3.0/NOPB includes internal protection against overvoltage stress on the VIN pin.
How does the MODE pin affect output current capability in LP3987ITLX-3.0/NOPB?
When MODE = 0 V, LP3987ITLX-3.0/NOPB enters sleep mode with maximum output current limited to 3 mA and quiescent current reduced to 14–21 µA. When MODE = 1.8 V, it operates in active mode delivering up to 150 mA. This hard current limit prevents thermal overload during standby and ensures predictable battery drain. LP3987ITLX-3.0/NOPB does not support intermediate current levels-the MODE pin is strictly binary.
Can LP3987ITLX-3.0/NOPB operate stably with a 1 µF ceramic output capacitor?
Yes-LP3987ITLX-3.0/NOPB is explicitly characterized and guaranteed stable with a 1 µF ±20% ceramic capacitor having ESR between 5 mΩ and 500 mΩ. This eliminates the need for larger tantalum or electrolytic capacitors. The device's internal compensation is optimized for this low-ESR condition, and stability is maintained across −40°C to +125°C. LP3987ITLX-3.0/NOPB achieves no-load regulation without external load, critical for SRAM keep-alive use.
What is the typical turn-on time for LP3987ITLX-3.0/NOPB in active mode?
The typical turn-on time (TON) for LP3987ITLX-3.0/NOPB in active mode is 170–250 µs when MODE = 1.8 V and COUT = 4.7 µF, measured from the rising edge of VEN to VOUT reaching 95% of 3.0 V. With 1 µF output capacitance, TON decreases further. This fast startup supports rapid wake-up in GSM time-slot architectures. LP3987ITLX-3.0/NOPB also provides 200–300 µs settle time when transitioning from sleep to active mode (TMODE).
Does LP3987ITLX-3.0/NOPB require special PCB layout considerations due to its micro SMD package?
Yes-LP3987ITLX-3.0/NOPB uses a 5-bump micro SMD (TLA05) package requiring NSMD (non-solder-mask-defined) copper pads per National Semiconductor AN-1112. Pad dimensions must match the 1.006 mm × 1.438 mm footprint precisely, and alignment ordinals on the PCB aid placement. Thermal vias under the GND bump improve heat dissipation. LP3987ITLX-3.0/NOPB is light-sensitive: direct sunlight or halogen lamps within 1 cm can cause misoperation.
LP3987ITLX-3.0/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 5-WFBGA, DSBGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 6V
- Voltage - Output (Min/Fixed):
- 3V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.1V @ 150mA
- Current - Output:
- 150mA
- Current - Quiescent (Iq):
- 120 µA
- Current - Supply (Max):
- 200 µA
- PSRR:
- 50dB ~ 10dB (10kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature, Short Circuit
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 5-DSBGA (1.41x1.08)
LP3987ITLX-3.0/NOPB FAQ
1.How can I place an order for LP3987ITLX-3.0/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for LP3987ITLX-3.0/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LP3987ITLX-3.0/NOPB reliable?
The price and inventory of LP3987ITLX-3.0/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LP3987ITLX-3.0/NOPB is usually 5 days.
3.What payment methods are accepted for LP3987ITLX-3.0/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LP3987ITLX-3.0/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LP3987ITLX-3.0/NOPB?
LP3987ITLX-3.0/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LP3987ITLX-3.0/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LP3987ITLX-3.0/NOPB?
For technical support, including LP3987ITLX-3.0/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LP3987ITLX-3.0/NOPB requirements.
6.How does Aetrix verify that LP3987ITLX-3.0/NOPB is sourced from the original manufacturer or authorized distributors?
All LP3987ITLX-3.0/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LP3987ITLX-3.0/NOPB meets industry standards.
7.What is the process for return or replacement of LP3987ITLX-3.0/NOPB?
All LP3987ITLX-3.0/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LP3987ITLX-3.0/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LP3987ITLX-3.0/NOPB part is unused and in its original packaging.
Return procedure for LP3987ITLX-3.0/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LP3987ITLX-3.0/NOPB Tags
-
MIC5504-1.8YM5-TR
Microchip Technology
-
MIC5504-3.3YM5-TR
Microchip Technology
-
MIC5365-3.0YC5-TR
Microchip Technology
-
MIC5365-1.8YC5-TR
Microchip Technology
-
MIC5365-2.5YC5-TR
Microchip Technology
-
MIC5365-3.3YC5-TR
Microchip Technology
-
MIC5365-3.3YD5-TR
Microchip Technology
-
MIC5317-3.3YM5-TR
Microchip Technology
-
TLV1117LV33DCYR
Texas Instruments
-
MIC5317-3.3YMT-TZ
Microchip Technology
-
MIC5528-3.3YMT-TR
Microchip Technology
-
TLV75801PDRVR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
